aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorRichard Earnshaw <rearnsha@arm.com>2019-10-18 19:05:25 +0000
committerRichard Earnshaw <rearnsha@gcc.gnu.org>2019-10-18 19:05:25 +0000
commitf8b9b1edef77be79b3f98021f9d1f24a1e986ffd (patch)
tree14899794d8fbd9564919aa7eec0a48d661e914d1 /gcc
parenta7c3ebae9348ccc3cc22fb51d6b98f8d7fbfcf88 (diff)
downloadgcc-f8b9b1edef77be79b3f98021f9d1f24a1e986ffd.zip
gcc-f8b9b1edef77be79b3f98021f9d1f24a1e986ffd.tar.gz
gcc-f8b9b1edef77be79b3f98021f9d1f24a1e986ffd.tar.bz2
[arm] Fix testsuite nit when compiling for thumb2
In thumb2 we now generate a NEGS instruction rather than RSBS, so this test needs updating. * gcc.target/arm/negdi-3.c: Update expected output to allow NEGS. From-SVN: r277192
Diffstat (limited to 'gcc')
-rw-r--r--gcc/testsuite/ChangeLog4
-rw-r--r--gcc/testsuite/gcc.target/arm/negdi-3.c4
2 files changed, 6 insertions, 2 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 4267ac4..5875702 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,5 +1,9 @@
2019-10-18 Richard Earnshaw <rearnsha@arm.com>
+ * gcc.target/arm/negdi-3.c: Update expected output to allow NEGS.
+
+2019-10-18 Richard Earnshaw <rearnsha@arm.com>
+
* gcc.dg/builtin-arith-overflow-3.c: New test.
2019-10-18 Richard Earnshaw <rearnsha@arm.com>
diff --git a/gcc/testsuite/gcc.target/arm/negdi-3.c b/gcc/testsuite/gcc.target/arm/negdi-3.c
index 76ddf49..1520e9c 100644
--- a/gcc/testsuite/gcc.target/arm/negdi-3.c
+++ b/gcc/testsuite/gcc.target/arm/negdi-3.c
@@ -8,10 +8,10 @@ signed long long negdi_zero_extendsidi (unsigned int x)
}
/*
Expected output:
- rsbs r0, r0, #0
+ rsbs r0, r0, #0 (arm) | negs r0, r0 (thumb2)
sbc r1, r1, r1
*/
-/* { dg-final { scan-assembler-times "rsb" 1 } } */
+/* { dg-final { scan-assembler-times "rsbs|negs" 1 } } */
/* { dg-final { scan-assembler-times "sbc" 1 } } */
/* { dg-final { scan-assembler-times "mov" 0 } } */
/* { dg-final { scan-assembler-times "rsc" 0 } } */