diff options
| author | Kazu Hirata <kazu@cs.umass.edu> | 2004-01-14 16:35:13 +0000 |
|---|---|---|
| committer | Kazu Hirata <kazu@gcc.gnu.org> | 2004-01-14 16:35:13 +0000 |
| commit | e512ab39b71dc2fbbb0c22d82c686e8c0b0b6612 (patch) | |
| tree | ff74a9bbff650ad1f4b78506e8d1b5a70e96d5a9 /gcc | |
| parent | 684bcee5367498b836f33acc8acee494dadaf115 (diff) | |
| download | gcc-e512ab39b71dc2fbbb0c22d82c686e8c0b0b6612.zip gcc-e512ab39b71dc2fbbb0c22d82c686e8c0b0b6612.tar.gz gcc-e512ab39b71dc2fbbb0c22d82c686e8c0b0b6612.tar.bz2 | |
m32r.md: Use GEN_INT instead of gen_rtx (CONST_INT, VOIDmode, ...).
* config/m32r/m32r.md: Use GEN_INT instead of gen_rtx
(CONST_INT, VOIDmode, ...).
From-SVN: r75868
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 5 | ||||
| -rw-r--r-- | gcc/config/m32r/m32r.md | 6 |
2 files changed, 8 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 63bebc5..0d2c852 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +2004-01-14 Kazu Hirata <kazu@cs.umass.edu> + + * config/m32r/m32r.md: Use GEN_INT instead of gen_rtx + (CONST_INT, VOIDmode, ...). + 2004-01-14 Richard Earnshaw <rearnsha@arm.com> * regrename.c (find_oldest_value_reg): If the replacement uses diff --git a/gcc/config/m32r/m32r.md b/gcc/config/m32r/m32r.md index 78d9df1..f1ab55e 100644 --- a/gcc/config/m32r/m32r.md +++ b/gcc/config/m32r/m32r.md @@ -814,7 +814,7 @@ " { rtx op0 = gen_lowpart (SImode, operands[0]); - rtx shift = gen_rtx (CONST_INT, VOIDmode, 24); + rtx shift = GEN_INT (24); operands[2] = gen_ashlsi3 (op0, op0, shift); operands[3] = gen_ashrsi3 (op0, op0, shift); @@ -840,7 +840,7 @@ " { rtx op0 = gen_lowpart (SImode, operands[0]); - rtx shift = gen_rtx (CONST_INT, VOIDmode, 24); + rtx shift = GEN_INT (24); operands[2] = gen_ashlsi3 (op0, op0, shift); operands[3] = gen_ashrsi3 (op0, op0, shift); @@ -866,7 +866,7 @@ " { rtx op0 = gen_lowpart (SImode, operands[0]); - rtx shift = gen_rtx (CONST_INT, VOIDmode, 16); + rtx shift = GEN_INT (16); operands[2] = gen_ashlsi3 (op0, op0, shift); operands[3] = gen_ashrsi3 (op0, op0, shift); |