diff options
| author | Uros Bizjak <ubizjak@gmail.com> | 2017-04-20 22:25:17 +0200 |
|---|---|---|
| committer | Uros Bizjak <uros@gcc.gnu.org> | 2017-04-20 22:25:17 +0200 |
| commit | 8749b11fe2ec93c604a5c45e44d2e0bccceffb47 (patch) | |
| tree | cc3f98dc4606c2fdd51215e8fe3edf86b3cba8d3 /gcc | |
| parent | 209173363403d9894743b76cff0d803186ce66a8 (diff) | |
| download | gcc-8749b11fe2ec93c604a5c45e44d2e0bccceffb47.zip gcc-8749b11fe2ec93c604a5c45e44d2e0bccceffb47.tar.gz gcc-8749b11fe2ec93c604a5c45e44d2e0bccceffb47.tar.bz2 | |
re PR target/79804 (ICE in print_reg, at config/i386/i386.c:17637)
PR target/79804
* config/i386/i386.c (print_reg): Remove assert for disalowed
regno values, call output_operand_lossage instead.
testsuite/ChangeLog:
PR target/79804
* gcc.target/i386/pr79804.c: New test.
From-SVN: r247037
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 6 | ||||
| -rw-r--r-- | gcc/config/i386/i386.c | 16 | ||||
| -rw-r--r-- | gcc/testsuite/ChangeLog | 5 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/i386/pr79804.c | 10 |
4 files changed, 31 insertions, 6 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index f4cb919..9a94fe6 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,5 +1,11 @@ 2017-04-20 Uros Bizjak <ubizjak@gmail.com> + PR target/79804 + * config/i386/i386.c (print_reg): Remove assert for disalowed + regno values, call output_operand_lossage instead. + +2017-04-20 Uros Bizjak <ubizjak@gmail.com> + PR target/78090 * config/i386/constraints.md (Yc): New register constraint. * config/i386/i386.md (*float<SWI48:mode><MODEF:mode>2_mixed): diff --git a/gcc/config/i386/i386.c b/gcc/config/i386/i386.c index 0b2fa1b..535181c 100644 --- a/gcc/config/i386/i386.c +++ b/gcc/config/i386/i386.c @@ -17650,12 +17650,16 @@ print_reg (rtx x, int code, FILE *file) regno = REGNO (x); - gcc_assert (regno != ARG_POINTER_REGNUM - && regno != FRAME_POINTER_REGNUM - && regno != FPSR_REG - && regno != FPCR_REG); - - if (regno == FLAGS_REG) + if (regno == ARG_POINTER_REGNUM + || regno == FRAME_POINTER_REGNUM + || regno == FPSR_REG + || regno == FPCR_REG) + { + output_operand_lossage + ("invalid use of register '%s'", reg_names[regno]); + return; + } + else if (regno == FLAGS_REG) { output_operand_lossage ("invalid use of asm flag output"); return; diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index b5b5c02..f0a4f46 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,5 +1,10 @@ 2017-04-20 Uros Bizjak <ubizjak@gmail.com> + PR target/79804 + * gcc.target/i386/pr79804.c: New test. + +2017-04-20 Uros Bizjak <ubizjak@gmail.com> + PR target/78090 * gcc.target/i386/conversion-2.c: Remove obsolete test. diff --git a/gcc/testsuite/gcc.target/i386/pr79804.c b/gcc/testsuite/gcc.target/i386/pr79804.c new file mode 100644 index 0000000..4325131 --- /dev/null +++ b/gcc/testsuite/gcc.target/i386/pr79804.c @@ -0,0 +1,10 @@ +/* PR target/79804 */ +/* { dg-do compile } */ +/* { dg-options "" } */ + +void foo (void) +{ + register int r20 asm ("20"); + + asm volatile ("# %0" : "=r"(r20)); /* { dg-error "invalid use of register" } */ +} |