diff options
| author | Uros Bizjak <uros@gcc.gnu.org> | 2015-11-09 21:06:57 +0100 |
|---|---|---|
| committer | Uros Bizjak <uros@gcc.gnu.org> | 2015-11-09 21:06:57 +0100 |
| commit | 639fa8a31905dac4aa613dc6704e6b004c887793 (patch) | |
| tree | 27a1d228f3037e77055c59507f4e0358b7519498 /gcc | |
| parent | 3d569e76dfe5e431ce9c02938ff958e589fe35f4 (diff) | |
| download | gcc-639fa8a31905dac4aa613dc6704e6b004c887793.zip gcc-639fa8a31905dac4aa613dc6704e6b004c887793.tar.gz gcc-639fa8a31905dac4aa613dc6704e6b004c887793.tar.bz2 | |
i386.md (*strmovqi_1): Fix insn enable condition.
* config/i386/i386.md (*strmovqi_1): Fix insn enable condition.
From-SVN: r230050
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 40 | ||||
| -rw-r--r-- | gcc/config/i386/i386.md | 4 |
2 files changed, 24 insertions, 20 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 43a8d49..00fd752 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,7 @@ +2015-11-09 Uros Bizjak <ubizjak@gmail.com> + + * config/i386/i386.md (*strmovqi_1): Fix insn enable condition. + 2015-11-09 Jeff Law <law@redhat.com> * tree-ssanames.c (verify_ssaname_freelists): Simplify check for @@ -564,7 +568,7 @@ (TYPE_SATURATING): Adjust. (REF_REVERSE_STORAGE_ORDER): New flag. (reverse_storage_order_for_component_p): New inline predicate. - (storage_order_barrier_p): Likewise. + (storage_order_barrier_p): Likewise. (get_inner_reference): Adjust prototype. * varasm.c: Include expmed.h. (assemble_variable_contents): Adjust call to output_constant. @@ -675,7 +679,7 @@ * tree-ssa-sccvn.c (vn_reference_eq): Return false on storage order barriers. (copy_reference_ops_from_ref) <MEM_REF>: Set REVERSE field according - to the REF_REVERSE_STORAGE_ORDER flag. + to the REF_REVERSE_STORAGE_ORDER flag. <BIT_FIELD_REF>: Likewise. <VIEW_CONVERT_EXPR>: Set it for storage order barriers. (contains_storage_order_barrier_p): New predicate. @@ -995,11 +999,11 @@ Properly apply. 2015-11-05 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> - * config/aarch64/aarch64.c - (aarch64_can_use_per_function_literal_pools_p): New. - (aarch64_use_blocks_for_constant_p): Adjust declaration - and use aarch64_can_use_function_literal_pools_p. - (aarch64_select_rtx_section): Update. + * config/aarch64/aarch64.c + (aarch64_can_use_per_function_literal_pools_p): New. + (aarch64_use_blocks_for_constant_p): Adjust declaration + and use aarch64_can_use_function_literal_pools_p. + (aarch64_select_rtx_section): Update. 2015-11-06 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> @@ -1044,16 +1048,16 @@ * config/aarch64/aarch64-simd.md: Matching expressions for frsqrte and frsqrts. * config/aarch64/aarch64-tuning-flags.def: Added recip_sqrt. - * config/aarch64/aarch64.c: New functions. Emit rsqrt estimation code when - applicable. + * config/aarch64/aarch64.c: New functions. Emit rsqrt estimation + code when applicable. * config/aarch64/aarch64.md: Added enum entries. * config/aarch64/aarch64.opt: Added option -mlow-precision-recip-sqrt. - * testsuite/gcc.target/aarch64/rsqrt_asm_check_common.h: Common macros for - assembly checks. + * testsuite/gcc.target/aarch64/rsqrt_asm_check_common.h: Common + macros for assembly checks. * testsuite/gcc.target/aarch64/rsqrt_asm_check_negative_1.c: Make sure frsqrts and frsqrte are not emitted. - * testsuite/gcc.target/aarch64/rsqrt_asm_check_1.c: Make sure frsqrts and - frsqrte are emitted. + * testsuite/gcc.target/aarch64/rsqrt_asm_check_1.c: Make sure + frsqrts and frsqrte are emitted. * testsuite/gcc.target/aarch64/rsqrt_1.c: Functional tests for rsqrt. 2015-11-07 Jan Hubicka <hubicka@ucw.cz> @@ -1343,11 +1347,11 @@ 2015-11-05 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> - * config/aarch64/aarch64.c - (aarch64_can_use_per_function_literal_pools_p): New. - (aarch64_use_blocks_for_constant_p): Adjust declaration - and use aarch64_can_use_function_literal_pools_p. - (aarch64_select_rtx_section): Update. + * config/aarch64/aarch64.c + (aarch64_can_use_per_function_literal_pools_p): New. + (aarch64_use_blocks_for_constant_p): Adjust declaration + and use aarch64_can_use_function_literal_pools_p. + (aarch64_select_rtx_section): Update. 2015-11-05 Ilya Enkovich <enkovich.gnu@gmail.com> diff --git a/gcc/config/i386/i386.md b/gcc/config/i386/i386.md index 2cb94fe..52dd037 100644 --- a/gcc/config/i386/i386.md +++ b/gcc/config/i386/i386.md @@ -16251,9 +16251,9 @@ (set (match_operand:P 1 "register_operand" "=S") (plus:P (match_dup 3) (const_int 1)))] - "!(fixed_regs[SI_REG] || fixed_regs[DI_REG])" - "%^movsb + "!(fixed_regs[SI_REG] || fixed_regs[DI_REG]) && ix86_check_no_addr_space (insn)" + "%^movsb" [(set_attr "type" "str") (set_attr "memory" "both") (set (attr "prefix_rex") |