diff options
| author | Michael Collison <michael.collison@arm.com> | 2017-07-12 02:18:06 +0000 |
|---|---|---|
| committer | Michael Collison <collison@gcc.gnu.org> | 2017-07-12 02:18:06 +0000 |
| commit | 2f65ab2e179b5ac8458940dc204d6415349126ca (patch) | |
| tree | f64fc4e8b6f1799d2cfce4323ac24e99ec060f7b /gcc | |
| parent | ee665f0a14cd1c60640506ae1111b1e174d4ee21 (diff) | |
| download | gcc-2f65ab2e179b5ac8458940dc204d6415349126ca.zip gcc-2f65ab2e179b5ac8458940dc204d6415349126ca.tar.gz gcc-2f65ab2e179b5ac8458940dc204d6415349126ca.tar.bz2 | |
aarch64-simd.md (aarch64_sub<mode>_compare0): New pattern.
2017-07-11 Michael Collison <michael.collison@arm.com>
* config/aarch64/aarch64-simd.md(aarch64_sub<mode>_compare0):
New pattern.
* testsuite/gcc.target/aarch64/cmp-2.c: New testcase.
From-SVN: r250148
Diffstat (limited to 'gcc')
| -rw-r--r-- | gcc/ChangeLog | 5 | ||||
| -rw-r--r-- | gcc/config/aarch64/aarch64.md | 11 | ||||
| -rw-r--r-- | gcc/testsuite/ChangeLog | 4 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/aarch64/cmp-2.c | 21 |
4 files changed, 41 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 2e88291..e3d096c 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +2017-07-11 Michael Collison <michael.collison@arm.com> + + * config/aarch64/aarch64-simd.md (aarch64_sub<mode>_compare0): + New pattern. + 2017-07-11 Carl Love <cel@us.ibm.com> * config/rs6000/rs6000-c.c: Add support for builtins diff --git a/gcc/config/aarch64/aarch64.md b/gcc/config/aarch64/aarch64.md index e6e7e64..f876a2b 100644 --- a/gcc/config/aarch64/aarch64.md +++ b/gcc/config/aarch64/aarch64.md @@ -1905,6 +1905,17 @@ [(set_attr "type" "alus_sreg,alus_imm,alus_imm")] ) +(define_insn "aarch64_sub<mode>_compare0" + [(set (reg:CC_NZ CC_REGNUM) + (compare:CC_NZ + (minus:GPI (match_operand:GPI 0 "register_operand" "r") + (match_operand:GPI 1 "aarch64_plus_operand" "r")) + (const_int 0)))] + "" + "cmp\\t%<w>0, %<w>1" + [(set_attr "type" "alus_sreg")] +) + (define_insn "*compare_neg<mode>" [(set (reg:CC_Z CC_REGNUM) (compare:CC_Z diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index a5721e9..78bcef9 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,7 @@ +2017-07-11 Michael Collison <michael.collison@arm.com> + + * testsuite/gcc.target/aarch64/cmp-2.c: New testcase. + 2017-07-11 Paolo Carlini <paolo.carlini@oracle.com> PR c++/51270 diff --git a/gcc/testsuite/gcc.target/aarch64/cmp-2.c b/gcc/testsuite/gcc.target/aarch64/cmp-2.c new file mode 100644 index 0000000..1201664 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/cmp-2.c @@ -0,0 +1,21 @@ +/* { dg-do compile } */ +/* { dg-options "-O2" } */ + +int lt (int x, int y) +{ + if ((x - y) < 0) + return 10; + + return 0; +} + +int ge (int x, int y) +{ + if ((x - y) >= 0) + return 10; + + return 0; +} + +/* { dg-final { scan-assembler-times "csel\t" 2 } } */ +/* { dg-final { scan-assembler-not "sub\t" } } */ |