aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorRichard Kenner <kenner@gcc.gnu.org>1994-04-16 21:02:36 -0400
committerRichard Kenner <kenner@gcc.gnu.org>1994-04-16 21:02:36 -0400
commit0081a354a809105cfdf65c7a7e170d5258323913 (patch)
tree63c8f1b286eae6fb8b1bb7efbb1b9dc72ed2a1d9 /gcc
parent0d920bbf1a91445ee1b3f9948c16d2a98fda4e7f (diff)
downloadgcc-0081a354a809105cfdf65c7a7e170d5258323913.zip
gcc-0081a354a809105cfdf65c7a7e170d5258323913.tar.gz
gcc-0081a354a809105cfdf65c7a7e170d5258323913.tar.bz2
Add missing blank lines.
From-SVN: r7054
Diffstat (limited to 'gcc')
-rw-r--r--gcc/config/rs6000/rs6000.md7
1 files changed, 7 insertions, 0 deletions
diff --git a/gcc/config/rs6000/rs6000.md b/gcc/config/rs6000/rs6000.md
index 0642f2c..af7f9fd 100644
--- a/gcc/config/rs6000/rs6000.md
+++ b/gcc/config/rs6000/rs6000.md
@@ -937,6 +937,7 @@
}
else
FAIL;
+
if (GET_CODE (operands[2]) != CONST_INT || INTVAL (operands[2]) < 0)
{
operands[2] = force_reg (SImode, operands[2]);
@@ -954,6 +955,7 @@
DONE;
}")
+
;; AIX architecture-independent common-mode multiply (DImode),
;; divide/modulus, and quotient subroutine calls. Input operands in R3 and
;; R4; results in R3 and somtimes R4; link register always clobbered by bla
@@ -968,6 +970,7 @@
(clobber (match_scratch:SI 0 "=l"))]
"! TARGET_POWER && ! TARGET_POWERPC"
"bla __mulh")
+
(define_insn "mull_call"
[(set (reg:DI 3)
(mult:DI (sign_extend:DI (reg:SI 3))
@@ -976,6 +979,7 @@
(clobber (reg:SI 0))]
"! TARGET_POWER && ! TARGET_POWERPC"
"bla __mull")
+
(define_insn "divss_call"
[(set (reg:SI 3)
(div:SI (reg:SI 3) (reg:SI 4)))
@@ -985,6 +989,7 @@
(clobber (reg:SI 0))]
"! TARGET_POWER && ! TARGET_POWERPC"
"bla __divss")
+
(define_insn "divus_call"
[(set (reg:SI 3)
(udiv:SI (reg:SI 3) (reg:SI 4)))
@@ -994,12 +999,14 @@
(clobber (reg:SI 0))]
"! TARGET_POWER && ! TARGET_POWERPC"
"bla __divus")
+
(define_insn "quoss_call"
[(set (reg:SI 3)
(div:SI (reg:SI 3) (reg:SI 4)))
(clobber (match_scratch:SI 0 "=l"))]
"! TARGET_POWER && ! TARGET_POWERPC"
"bla __quoss")
+
(define_insn "quous_call"
[(set (reg:SI 3)
(udiv:SI (reg:SI 3) (reg:SI 4)))