diff options
| author | Kito Cheng <kito.cheng@sifive.com> | 2020-06-16 10:14:13 +0800 |
|---|---|---|
| committer | Kito Cheng <kito.cheng@sifive.com> | 2020-06-16 10:14:13 +0800 |
| commit | beaf12b49ae030505194cdcac18b5c8533a43921 (patch) | |
| tree | ada1289469a3559c80cf37a5b7edd9451e749a61 /gcc/varasm.c | |
| parent | 6fb94d67f1a3e77462a922341dc75c05e00524d6 (diff) | |
| download | gcc-beaf12b49ae030505194cdcac18b5c8533a43921.zip gcc-beaf12b49ae030505194cdcac18b5c8533a43921.tar.gz gcc-beaf12b49ae030505194cdcac18b5c8533a43921.tar.bz2 | |
RISC-V: Fix ICE on riscv_gpr_save_operation_p [PR95683]
- riscv_gpr_save_operation_p might try to match parallel on other
patterns like inline asm pattern, and then it might trigger ther
assertion checking there, so we could trun it into a early exit check.
gcc/ChangeLog:
PR target/95683
* config/riscv/riscv.c (riscv_gpr_save_operation_p): Remove
assertion and turn it into a early exit check.
gcc/testsuite/ChangeLog
PR target/95683
* gcc.target/riscv/pr95683.c: New.
Diffstat (limited to 'gcc/varasm.c')
0 files changed, 0 insertions, 0 deletions