diff options
| author | Jonathan Wright <jonathan.wright@arm.com> | 2021-02-10 11:39:39 +0000 |
|---|---|---|
| committer | Jonathan Wright <jonathan.wright@arm.com> | 2021-04-28 21:11:58 +0100 |
| commit | 6372b05e5b14f27ddce11c28654956c1ad715dac (patch) | |
| tree | d7df4b289a8c77d137f3162c1ee4a9258a6ac6b1 /gcc/tree.h | |
| parent | 8e7f6e03955244827a513777e4845c98e130319d (diff) | |
| download | gcc-6372b05e5b14f27ddce11c28654956c1ad715dac.zip gcc-6372b05e5b14f27ddce11c28654956c1ad715dac.tar.gz gcc-6372b05e5b14f27ddce11c28654956c1ad715dac.tar.bz2 | |
aarch64: Use RTL builtins for polynomial vsli[q]_n intrinsics
Rewrite vsli[q]_n_p* Neon intrinsics to use RTL builtins rather than
inline assembly code, allowing for better scheduling and
optimization.
gcc/ChangeLog:
2021-02-10 Jonathan Wright <jonathan.wright@arm.com>
* config/aarch64/aarch64-simd-builtins.def: Use VALLP mode
iterator for polynomial ssli_n builtin generator macro.
* config/aarch64/arm_neon.h (vsli_n_p8): Use RTL builtin
instead of inline asm.
(vsli_n_p16): Likewise.
(vsliq_n_p8): Likewise.
(vsliq_n_p16): Likewise.
* config/aarch64/iterators.md: Define VALLP mode iterator.
Diffstat (limited to 'gcc/tree.h')
0 files changed, 0 insertions, 0 deletions