aboutsummaryrefslogtreecommitdiff
path: root/gcc/tree.c
diff options
context:
space:
mode:
authorChenghua Xu <paul.hua.gm@gmail.com>2018-11-07 08:47:21 +0000
committerChenghua Xu <paulhua@gcc.gnu.org>2018-11-07 08:47:21 +0000
commit2b94a36d5da43bbcc494f7d25f0c379069a85d9b (patch)
tree30cd7d3298671a10673f4f552f4264a128157756 /gcc/tree.c
parentd6319811c1af2f2a36a83d2079eb986154060e60 (diff)
downloadgcc-2b94a36d5da43bbcc494f7d25f0c379069a85d9b.zip
gcc-2b94a36d5da43bbcc494f7d25f0c379069a85d9b.tar.gz
gcc-2b94a36d5da43bbcc494f7d25f0c379069a85d9b.tar.bz2
Add support for Loongson 3A1000 processor.
gcc/ * config/mips/loongson3a.md: Rename to ... * config/mips/gs464.md: ... here. * config/mips/mips-cpus.def: Define gs464; Add loongson3a as an alias of gs464 processor. * config/mips/mips-tables.opt: Regenerate. * config/mips/mips.c (mips_issue_rate): Use PROCESSOR_GS464 instead of PROCESSOR_LOONGSON_3A. (mips_multipass_dfa_lookahead): Use TUNE_GS464 instead of TUNE_LOONGSON_3A. (mips_option_override): Enable MMI and EXT for gs464. * config/mips/mips.h: Rename TARGET_LOONGSON_3A to TARGET_GS464; Rename TUNE_LOONGSON_3A to TUNE_GS464. (MIPS_ISA_LEVEL_SPEC): Infer mips64r2 from gs464. (ISA_HAS_ODD_SPREG, ISA_AVOID_DIV_HILO, ISA_HAS_FUSED_MADD4, ISA_HAS_UNFUSED_MADD4): Use TARGET_GS464 instead of TARGET_LOONGSON_3A. * config/mips/mips.md: Include gs464.md instead of loongson3a.md. (processor): Add gs464; * doc/invoke.texi: Add gs464 to supported architectures. From-SVN: r265865
Diffstat (limited to 'gcc/tree.c')
0 files changed, 0 insertions, 0 deletions