aboutsummaryrefslogtreecommitdiff
path: root/gcc/tree-ssa-threadedge.c
diff options
context:
space:
mode:
authorKyrylo Tkachov <kyrylo.tkachov@arm.com>2014-04-23 15:26:28 +0000
committerKyrylo Tkachov <ktkachov@gcc.gnu.org>2014-04-23 15:26:28 +0000
commitf7d5cf8df3193f8f6e62501def08e4b0b1baadbc (patch)
tree2510b3a45cf0d83f6649c31498711958ba864a74 /gcc/tree-ssa-threadedge.c
parent9ac05ae59008ccdd479eca70e6c0c6742fad5b0e (diff)
downloadgcc-f7d5cf8df3193f8f6e62501def08e4b0b1baadbc.zip
gcc-f7d5cf8df3193f8f6e62501def08e4b0b1baadbc.tar.gz
gcc-f7d5cf8df3193f8f6e62501def08e4b0b1baadbc.tar.bz2
[AArch64][2/3] Recognise rev16 operations on SImode and DImode data
* config/aarch64/aarch64.md (rev16<mode>2): New pattern. (rev16<mode>2_alt): Likewise. * config/aarch64/aarch64.c (aarch64_rtx_costs): Handle rev16 case. * config/arm/aarch-common.c (aarch_rev16_shright_mask_imm_p): New. (aarch_rev16_shleft_mask_imm_p): Likewise. (aarch_rev16_p_1): Likewise. (aarch_rev16_p): Likewise. * config/arm/aarch-common-protos.h (aarch_rev16_p): Declare extern. (aarch_rev16_shright_mask_imm_p): Likewise. (aarch_rev16_shleft_mask_imm_p): Likewise. * gcc.target/aarch64/rev16_1.c: New test. From-SVN: r209704
Diffstat (limited to 'gcc/tree-ssa-threadedge.c')
0 files changed, 0 insertions, 0 deletions