aboutsummaryrefslogtreecommitdiff
path: root/gcc/tree-ssa-threadedge.c
diff options
context:
space:
mode:
authorliuhongt <hongtao.liu@intel.com>2021-09-13 18:54:05 +0800
committerliuhongt <hongtao.liu@intel.com>2021-09-13 19:52:23 +0800
commitc8e4cb8adf68730357888adf186ab2e686a220ad (patch)
tree7c39c094e0732e080dc8997b86b0d4ac1b39a449 /gcc/tree-ssa-threadedge.c
parent924326b3e0d75dbb246a4fbabfdd8be417788db8 (diff)
downloadgcc-c8e4cb8adf68730357888adf186ab2e686a220ad.zip
gcc-c8e4cb8adf68730357888adf186ab2e686a220ad.tar.gz
gcc-c8e4cb8adf68730357888adf186ab2e686a220ad.tar.bz2
Use gen_lowpart_if_possible instead of gen_lowpart to avoid ICE.
gcc/ChangeLog: PR bootstrap/102302 * expmed.c (extract_bit_field_using_extv): Use gen_lowpart_if_possible instead of gen_lowpart to avoid ICE.
Diffstat (limited to 'gcc/tree-ssa-threadedge.c')
0 files changed, 0 insertions, 0 deletions