aboutsummaryrefslogtreecommitdiff
path: root/gcc/tree-ssa-threadedge.c
diff options
context:
space:
mode:
authorRichard Earnshaw <rearnsha@arm.com>2021-09-09 10:56:01 +0100
committerRichard Earnshaw <rearnsha@arm.com>2021-09-13 11:26:47 +0100
commit408e8b906632f215f6652b8851bba612cde07c25 (patch)
tree81192ff3c414005b02b317432a5409fcfe80a852 /gcc/tree-ssa-threadedge.c
parentc012297c9d5dfb177adf1423bdd05e5f4b87e5ec (diff)
downloadgcc-408e8b906632f215f6652b8851bba612cde07c25.zip
gcc-408e8b906632f215f6652b8851bba612cde07c25.tar.gz
gcc-408e8b906632f215f6652b8851bba612cde07c25.tar.bz2
rtl: directly handle MEM in gen_highpart [PR102125]
gen_lowpart_general handles forming a lowpart of a MEM by using adjust_address to rework and validate a new version of the MEM. Do the same for gen_highpart rather than calling simplify_gen_subreg for this case. gcc/ChangeLog: PR target/102125 * emit-rtl.c (gen_highpart): Use adjust_address to handle MEM rather than calling simplify_gen_subreg.
Diffstat (limited to 'gcc/tree-ssa-threadedge.c')
0 files changed, 0 insertions, 0 deletions