diff options
| author | Pan Li <pan2.li@intel.com> | 2023-04-14 11:25:11 +0800 |
|---|---|---|
| committer | Kito Cheng <kito.cheng@sifive.com> | 2023-04-17 09:51:35 +0800 |
| commit | 0c4d366ef757da28800f786fb5ea02b6e4918719 (patch) | |
| tree | 660286bef06d78e35a1470ee4a8e87bffecf500e /gcc/tree-ssa-phiopt.cc | |
| parent | a167416a239a4afcc7e89d2ccdea3ffa318defac (diff) | |
| download | gcc-0c4d366ef757da28800f786fb5ea02b6e4918719.zip gcc-0c4d366ef757da28800f786fb5ea02b6e4918719.tar.gz gcc-0c4d366ef757da28800f786fb5ea02b6e4918719.tar.bz2 | |
RISC-V: Add test cases for the RVV mask insn shortcut.
There are sorts of shortcut codegen for the RVV mask insn. For
example.
vmxor vd, va, va => vmclr vd.
We would like to add more optimization like this but first of all
we must add the tests for the existing shortcut optimization, to
ensure we don't break existing optimization from underlying shortcut
optimization.
gcc/testsuite/ChangeLog:
* gcc.target/riscv/rvv/base/mask_insn_shortcut.c: New test.
Signed-off-by: Pan Li <pan2.li@intel.com>
Diffstat (limited to 'gcc/tree-ssa-phiopt.cc')
0 files changed, 0 insertions, 0 deletions