diff options
author | Uros Bizjak <ubizjak@gmail.com> | 2011-05-14 17:33:02 +0200 |
---|---|---|
committer | Uros Bizjak <uros@gcc.gnu.org> | 2011-05-14 17:33:02 +0200 |
commit | 479fecd31e5ba51cefad106c8a91989fe5c88e16 (patch) | |
tree | 652e348c7f6403901a3e7207a49a80b401adbb1d /gcc/tree-ssa-loop-im.c | |
parent | 748f7574e85b092b4e33e8e10e87e2f6d6261f9a (diff) | |
download | gcc-479fecd31e5ba51cefad106c8a91989fe5c88e16.zip gcc-479fecd31e5ba51cefad106c8a91989fe5c88e16.tar.gz gcc-479fecd31e5ba51cefad106c8a91989fe5c88e16.tar.bz2 |
constraint.md (Yd, Yx): New register constraints.
* config/i386/constraint.md (Yd, Yx): New register constraints.
* config/i386/i386.md (*pushdf): Merge with *pushdf_nointeger. Use
Yd conditional register constraint.
(*movtf_internal): Use standard_sse_constant_opcode.
(*movxf_internal): Merge with *movxf_internal_nointeger. Use
Yx conditional register constraint.
(*movdf_internal): Merge with *movdf_internal_nointeger. Use
Yd conditional register constraint. Use standard_sse_constant_p to
check for valid SSE constants and call standard_sse_constant_opcode to
output SSE insn.
(*movsf_internal): Use standard_sse_constant_p to check for valid SSE
constants and call standard_sse_constant_opcode to output SSE insn.
* config/i386/i386.c (ix86_option_ovverride_internal): Set
TARGET_INTEGER_DFMODE_MOVES for 64bit targets. Clear it when
optimize_size is set.
(standard_sse_constant_opcode): Output conditional AVX insn templates.
From-SVN: r173757
Diffstat (limited to 'gcc/tree-ssa-loop-im.c')
0 files changed, 0 insertions, 0 deletions