diff options
| author | liuhongt <hongtao.liu@intel.com> | 2021-12-14 09:47:08 +0800 |
|---|---|---|
| committer | liuhongt <hongtao.liu@intel.com> | 2021-12-15 07:40:03 +0800 |
| commit | a2a0c91b47537b16908981e206f4e42db8425eca (patch) | |
| tree | 4c22c9783b1f715a83067809c858edeaa617908f /gcc/tree-ssa-ccp.c | |
| parent | 9a4b4514bde2fe2f287f6549ef51326fb8918008 (diff) | |
| download | gcc-a2a0c91b47537b16908981e206f4e42db8425eca.zip gcc-a2a0c91b47537b16908981e206f4e42db8425eca.tar.gz gcc-a2a0c91b47537b16908981e206f4e42db8425eca.tar.bz2 | |
Fix ICE. [PR103682]
Check is_gimple_assign before gimple_assign_rhs_code.
gcc/ChangeLog:
PR target/103682
* tree-ssa-ccp.c (optimize_atomic_bit_test_and): Check
is_gimple_assign before gimple_assign_rhs_code.
gcc/testsuite/ChangeLog:
* gcc.c-torture/compile/pr103682.c: New test.
Diffstat (limited to 'gcc/tree-ssa-ccp.c')
| -rw-r--r-- | gcc/tree-ssa-ccp.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/tree-ssa-ccp.c b/gcc/tree-ssa-ccp.c index 9e12da8..a5b1f60 100644 --- a/gcc/tree-ssa-ccp.c +++ b/gcc/tree-ssa-ccp.c @@ -3703,8 +3703,8 @@ optimize_atomic_bit_test_and (gimple_stmt_iterator *gsip, g = SSA_NAME_DEF_STMT (mask); } - rhs_code = gimple_assign_rhs_code (g); - if (rhs_code != LSHIFT_EXPR + if (!is_gimple_assign (g) + || gimple_assign_rhs_code (g) != LSHIFT_EXPR || !integer_onep (gimple_assign_rhs1 (g))) return; bit = gimple_assign_rhs2 (g); |