diff options
author | Andrew Stubbs <ams@codesourcery.com> | 2020-02-25 15:41:57 +0000 |
---|---|---|
committer | Andrew Stubbs <ams@codesourcery.com> | 2020-02-27 17:05:00 +0000 |
commit | dc941ea9258b24c6656ea3ecc686dc1110679f71 (patch) | |
tree | ccc401694f2ce0a621285597fb37d071bf3b8392 /gcc/tree-ssa-alias.c | |
parent | aa307bd027d4cd3af9d9c25f3e97c64735fee12d (diff) | |
download | gcc-dc941ea9258b24c6656ea3ecc686dc1110679f71.zip gcc-dc941ea9258b24c6656ea3ecc686dc1110679f71.tar.gz gcc-dc941ea9258b24c6656ea3ecc686dc1110679f71.tar.bz2 |
amdgcn: sub-dword vector min/max/shift/bit operators
2020-02-27 Andrew Stubbs <ams@codesourcery.com>
gcc/
* config/gcn/gcn-valu.md (VEC_SUBDWORD_MODE): New mode iterator.
(<expander><mode>2<exec>): Change modes to VEC_ALL1REG_INT_MODE.
(<expander><mode>3<exec>): Likewise.
(<expander><mode>3): New.
(v<expander><mode>3): New.
(<expander><mode>3): New.
(<expander><mode>3<exec>): Rename to ...
(<expander>v64si3<exec>): ... this, and change modes to V64SI.
* config/gcn/gcn.md (mnemonic): Use '%B' for not.
Diffstat (limited to 'gcc/tree-ssa-alias.c')
0 files changed, 0 insertions, 0 deletions