aboutsummaryrefslogtreecommitdiff
path: root/gcc/tree-cfg.cc
diff options
context:
space:
mode:
authorJiawei <jiawei@iscas.ac.cn>2023-06-07 20:56:39 +0800
committerKito Cheng <kito.cheng@sifive.com>2023-08-14 22:10:20 +0800
commit17c22f466162d3a1759f8c607b7e81e7dd631cd9 (patch)
tree9e6b600dad5bdff1b0e7506b80022d028d12b971 /gcc/tree-cfg.cc
parent9ec5d6de7355c15b3811150d1581dab5bd489966 (diff)
downloadgcc-17c22f466162d3a1759f8c607b7e81e7dd631cd9.zip
gcc-17c22f466162d3a1759f8c607b7e81e7dd631cd9.tar.gz
gcc-17c22f466162d3a1759f8c607b7e81e7dd631cd9.tar.bz2
RISC-V: Minimal support for ZC* extensions.
This patch is the minimal support for ZC* extensions, include the extension name, mask and target defination. Also define the dependencies with Zca and Zce extension. Notes that all ZC* extensions depend on the Zca extension. Zce includes all relevant ZC* extensions for microcontrollers using. Zce will imply zcf when 'f' extension enabled in rv32. Co-Authored by: Charlie Keaney <charlie.keaney@embecosm.com> Co-Authored by: Mary Bennett <mary.bennett@embecosm.com> Co-Authored by: Nandni Jamnadas <nandni.jamnadas@embecosm.com> Co-Authored by: Simon Cook <simon.cook@embecosm.com> Co-Authored by: Sinan Lin <sinan.lin@linux.alibaba.com> Co-Authored by: Shihua Liao <shihua@iscas.ac.cn> Co-Authored by: Yulong Shi <yulong@iscas.ac.cn> gcc/ChangeLog: * common/config/riscv/riscv-common.cc (riscv_subset_list::parse): New extensions. * config/riscv/riscv-opts.h (MASK_ZCA): New mask. (MASK_ZCB): Ditto. (MASK_ZCE): Ditto. (MASK_ZCF): Ditto. (MASK_ZCD): Ditto. (MASK_ZCMP): Ditto. (MASK_ZCMT): Ditto. (TARGET_ZCA): New target. (TARGET_ZCB): Ditto. (TARGET_ZCE): Ditto. (TARGET_ZCF): Ditto. (TARGET_ZCD): Ditto. (TARGET_ZCMP): Ditto. (TARGET_ZCMT): Ditto. * config/riscv/riscv.opt: New target variable.
Diffstat (limited to 'gcc/tree-cfg.cc')
0 files changed, 0 insertions, 0 deletions