aboutsummaryrefslogtreecommitdiff
path: root/gcc/testsuite
diff options
context:
space:
mode:
authorJakub Jelinek <jakub@gcc.gnu.org>2007-10-15 17:14:46 +0200
committerJakub Jelinek <jakub@gcc.gnu.org>2007-10-15 17:14:46 +0200
commite0b55676ccb8be00d5adf582b49d86ff2d7fc71c (patch)
treedae62f8923fcc82a1202f1c8275a8bfb6bc75c5b /gcc/testsuite
parentfc632f6e0f21d74881cbddf30553afbdaa69f608 (diff)
downloadgcc-e0b55676ccb8be00d5adf582b49d86ff2d7fc71c.zip
gcc-e0b55676ccb8be00d5adf582b49d86ff2d7fc71c.tar.gz
gcc-e0b55676ccb8be00d5adf582b49d86ff2d7fc71c.tar.bz2
re PR tree-optimization/33619 (TER breaks some inline-asm code (again))
PR tree-optimization/33619 * tree-ssa-ter.c (is_replaceable_p): Return false for all calls. * gcc.dg/pr33619.c: New test. From-SVN: r129350
Diffstat (limited to 'gcc/testsuite')
-rw-r--r--gcc/testsuite/ChangeLog6
-rw-r--r--gcc/testsuite/gcc.dg/pr33619.c45
2 files changed, 50 insertions, 1 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index f74a14a..c541b3c 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,8 @@
+2007-10-15 Jakub Jelinek <jakub@redhat.com>
+
+ PR tree-optimization/33619
+ * gcc.dg/pr33619.c: New test.
+
2007-10-15 David Edelsohn <edelsohn@gnu.org>
lib/target-supports.exp (check_vmx_hw_available): Add -maltivec
@@ -13,7 +18,6 @@
2007-10-15 Maxim Kuvyrkov <maxim@codesourcery.com>
PR target/33133
-
* gcc.c-torture/compile/pr33133.c: New test.
2007-10-14 Jerry DeLisle <jvdelisle@gcc.gnu.org>
diff --git a/gcc/testsuite/gcc.dg/pr33619.c b/gcc/testsuite/gcc.dg/pr33619.c
new file mode 100644
index 0000000..8011e69
--- /dev/null
+++ b/gcc/testsuite/gcc.dg/pr33619.c
@@ -0,0 +1,45 @@
+/* PR tree-optimization/33619 */
+/* { dg-do run } */
+/* { dg-options "-O2" } */
+
+#ifdef __powerpc__
+# define REG1 __asm__ ("3")
+# define REG2 __asm__ ("4")
+#elif defined __x86_64__
+# define REG1 __asm__ ("rdi")
+# define REG2 __asm__ ("rsi")
+#else
+# define REG1
+# define REG2
+#endif
+
+static inline void
+bar (unsigned long x, int y)
+{
+ register unsigned long p1 REG1 = x;
+ register unsigned long p2 REG2 = y;
+ __asm__ volatile ("" : "=r" (p1), "=r" (p2) : "0" (p1), "1" (p2) : "memory");
+ if (p1 != 0xdeadUL || p2 != 0xbefUL)
+ __builtin_abort ();
+}
+
+__attribute__((const, noinline)) int
+baz (int x)
+{
+ return x;
+}
+
+__attribute__((noinline)) void
+foo (unsigned long *x, int y)
+{
+ unsigned long a = *x;
+ bar (a, baz (y));
+}
+
+int
+main (void)
+{
+ unsigned long a = 0xdeadUL;
+ foo (&a, 0xbefUL);
+ return 0;
+}