aboutsummaryrefslogtreecommitdiff
path: root/gcc/gimple-ssa-isolate-paths.c
diff options
context:
space:
mode:
authorClaudiu Zissulescu <claziss@synopsys.com>2017-09-01 13:43:29 +0200
committerClaudiu Zissulescu <claziss@gcc.gnu.org>2017-09-01 13:43:29 +0200
commit1370fccf2b694231c57fd6517781d53ea241e60d (patch)
tree07c7e244940627e66241b12b673bb0ceae2733e3 /gcc/gimple-ssa-isolate-paths.c
parent7cfbf676bdb8783e2818995ddd436a442b4dae75 (diff)
downloadgcc-1370fccf2b694231c57fd6517781d53ea241e60d.zip
gcc-1370fccf2b694231c57fd6517781d53ea241e60d.tar.gz
gcc-1370fccf2b694231c57fd6517781d53ea241e60d.tar.bz2
[ARC] Update various patterns
gcc/ 2017-04-25 Claudiu Zissulescu <claziss@synopsys.com> * config/arc/arc.md (movqi_insn): Add stores to save constant long immediates. (movhi_insn): Update store instruction constraint which are saving 6-bit short immediates. (movsi_insn): Consider also short scaled load operations. (zero_extendhisi2_i): Use Usd constraint instead of T. (extendhisi2_i): Add q constraint. (arc_clzsi2): Add type and length attributes. (arc_ctzsi2): Likewise. * config/arc/constraints.md (Usc): Update constraint, the assembler can parse two relocations for a single instruction. gcc/testsuite/ 2017-04-25 Claudiu Zissulescu <claziss@synopsys.com> * gcc.target/arc/arc.exp: Test also cpp files. * gcc.target/arc/tdelay_slots.cpp: New test. From-SVN: r251587
Diffstat (limited to 'gcc/gimple-ssa-isolate-paths.c')
0 files changed, 0 insertions, 0 deletions