diff options
author | Jin Ma <jinma@linux.alibaba.com> | 2024-11-13 15:19:29 -0700 |
---|---|---|
committer | Jeff Law <jlaw@ventanamicro.com> | 2024-11-13 15:19:29 -0700 |
commit | 8564d0948c72df0a66d7eb47e15c6ab43e9b25ce (patch) | |
tree | 673bdf877390ba0ff4eca70b37a1762de08ea971 /gcc/gdbhooks.py | |
parent | 01ba02caa924058af539d37970d2b07f22d9fdf7 (diff) | |
download | gcc-8564d0948c72df0a66d7eb47e15c6ab43e9b25ce.zip gcc-8564d0948c72df0a66d7eb47e15c6ab43e9b25ce.tar.gz gcc-8564d0948c72df0a66d7eb47e15c6ab43e9b25ce.tar.bz2 |
[PATCH] RISC-V: Bugfix for unrecognizable insn for XTheadVector
error: unrecognizable insn:
(insn 35 34 36 2 (set (subreg:RVVM1SF (reg/v:RVVM1x4SF 142 [ _r ]) 0)
(unspec:RVVM1SF [
(const_vector:RVVM1SF repeat [
(const_double:SF 0.0 [0x0.0p+0])
])
(reg:DI 0 zero)
(const_int 1 [0x1])
(reg:SI 66 vl)
(reg:SI 67 vtype)
] UNSPEC_TH_VWLDST)) -1
(nil))
during RTL pass: mode_sw
PR target/116591
gcc/ChangeLog:
* config/riscv/vector.md: Add restriction to call pred_th_whole_mov.
gcc/testsuite/ChangeLog:
* gcc.target/riscv/rvv/xtheadvector/pr116591.c: New test.
Diffstat (limited to 'gcc/gdbhooks.py')
0 files changed, 0 insertions, 0 deletions