diff options
author | yulong <shiyulong@iscas.ac.cn> | 2024-11-28 10:36:05 +0800 |
---|---|---|
committer | Kito Cheng <kito.cheng@sifive.com> | 2024-11-29 05:21:51 -0800 |
commit | fe29b03825c9971ef1726bf9c7288de3389511b3 (patch) | |
tree | f2e61e4a204a0a3e88061d1befc26315903b0a12 /gcc/expr.cc | |
parent | 356bfe8ca123954e524a9d09dd8bba5ae8474a2d (diff) | |
download | gcc-fe29b03825c9971ef1726bf9c7288de3389511b3.zip gcc-fe29b03825c9971ef1726bf9c7288de3389511b3.tar.gz gcc-fe29b03825c9971ef1726bf9c7288de3389511b3.tar.bz2 |
RISC-V: Add intrinsics testcases for SiFive Xsfvqmaccqoq/dod extensions.
This commit adds testcases for Xsfvqmaccqoq/dod.
Co-Authored by: Jiawei Chen <jiawei@iscas.ac.cn>
Co-Authored by: Shihua Liao <shihua@iscas.ac.cn>
Co-Authored by: Yixuan Chen <chenyixuan@iscas.ac.cn>
gcc/testsuite/ChangeLog:
* gcc.target/riscv/rvv/rvv.exp:
* gcc.target/riscv/rvv/xsfvector/sf_vqmacc_2x8x2.c: New test.
* gcc.target/riscv/rvv/xsfvector/sf_vqmacc_4x8x4.c: New test.
* gcc.target/riscv/rvv/xsfvector/sf_vqmaccsu_2x8x2.c: New test.
* gcc.target/riscv/rvv/xsfvector/sf_vqmaccsu_4x8x4.c: New test.
* gcc.target/riscv/rvv/xsfvector/sf_vqmaccu_2x8x2.c: New test.
* gcc.target/riscv/rvv/xsfvector/sf_vqmaccu_4x8x4.c: New test.
* gcc.target/riscv/rvv/xsfvector/sf_vqmaccus_2x8x2.c: New test.
* gcc.target/riscv/rvv/xsfvector/sf_vqmaccus_4x8x4.c: New test.
Diffstat (limited to 'gcc/expr.cc')
0 files changed, 0 insertions, 0 deletions