diff options
author | Uros Bizjak <ubizjak@gmail.com> | 2024-12-06 19:00:34 +0100 |
---|---|---|
committer | Uros Bizjak <ubizjak@gmail.com> | 2024-12-06 19:01:34 +0100 |
commit | 6a8ff7de756bc2e048f0a70edf69d6863f43233c (patch) | |
tree | 2766b30a976a81b2edfef3e5aa65188d482f384f /gcc/expr.cc | |
parent | 115e4bf54ec91a4f358a9e68dcd7a234b0ccc5b8 (diff) | |
download | gcc-6a8ff7de756bc2e048f0a70edf69d6863f43233c.zip gcc-6a8ff7de756bc2e048f0a70edf69d6863f43233c.tar.gz gcc-6a8ff7de756bc2e048f0a70edf69d6863f43233c.tar.bz2 |
i386: Fix gcc.target/i386/pr101716.c (and some related cleanups)
Fix pr101716.c testcase scan-assembler failure. The combine pass will not
combine instructions that use registers in TARGET_CLASS_LIKELY_SPILLED
class, such as %eax return register in AREG class.
Change the testcase to use pseudos only and explicitly scan for
zero_extendsidi pattern name.
While looking there, also clean ix86_decompose_address a bit: eliminate
common code and use UINTVAL and HOST_WIDE_INT_UC macros in the condition
for AND wrapped address.
gcc/ChangeLog:
* config/i386/i386.cc (ix86_decompose_address): Eliminate
common code and use use UINTVAL and HOST_WIDE_INT_UC macros
in the condition for AND wrapped address.
gcc/testsuite/ChangeLog:
* gcc.target/i386/pr101716.c (dg-options): Add -dp.
(dg-final): Scan for zero_extendsidi.
(sample1): Change the code to use pseudos only.
Diffstat (limited to 'gcc/expr.cc')
0 files changed, 0 insertions, 0 deletions