aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/mips
diff options
context:
space:
mode:
authorKazu Hirata <kazu@cs.umass.edu>2004-09-18 19:19:40 +0000
committerKazu Hirata <kazu@gcc.gnu.org>2004-09-18 19:19:40 +0000
commit112cdef5e66fccce5475fabb5317805e012dc212 (patch)
treeb5db05c8d76e4eb55fa3eba83d2a2eac1b12bf33 /gcc/config/mips
parentad97f4bed6ac21187cce4f9267279d13ae56ecab (diff)
downloadgcc-112cdef5e66fccce5475fabb5317805e012dc212.zip
gcc-112cdef5e66fccce5475fabb5317805e012dc212.tar.gz
gcc-112cdef5e66fccce5475fabb5317805e012dc212.tar.bz2
darwin-c.c, [...]: Fix comment typos.
* config/darwin-c.c, config/arc/arc.c, config/arc/arc.md, config/arm/README-interworking, config/arm/arm-cores.def, config/arm/arm.c, config/arm/arm.h, config/arm/pe.c, config/arm/vfp.md, config/c4x/c4x.c, config/c4x/c4x.h, config/cris/cris.c, config/cris/cris.h, config/fr30/fr30.c, config/fr30/fr30.h, config/fr30/fr30.md, config/frv/frv.c, config/frv/frv.md, config/i386/winnt.c, config/ia64/unwind-ia64.c, config/iq2000/iq2000.c, config/iq2000/iq2000.h, config/m68hc11/m68hc11.c, config/m68hc11/m68hc11.md, config/m68k/m68k.c, config/mcore/mcore.c, config/mips/mips.h, config/mn10300/mn10300.md, config/pa/pa.c, config/pa/pa64-regs.h, config/pdp11/pdp11.c, config/rs6000/rs6000.c, config/sh/symbian.c, config/sparc/sparc.h: Fix comment typos. Follow spelling conventions. From-SVN: r87706
Diffstat (limited to 'gcc/config/mips')
-rw-r--r--gcc/config/mips/mips.h12
1 files changed, 6 insertions, 6 deletions
diff --git a/gcc/config/mips/mips.h b/gcc/config/mips/mips.h
index 37c82a9..dbae270 100644
--- a/gcc/config/mips/mips.h
+++ b/gcc/config/mips/mips.h
@@ -835,12 +835,12 @@ extern const struct mips_cpu_info *mips_tune_info;
ABI for which this is true. */
#define ABI_HAS_64BIT_SYMBOLS (mips_abi == ABI_64)
-/* ISA has instructions for managing 64 bit fp and gp regs (eg. mips3). */
+/* ISA has instructions for managing 64 bit fp and gp regs (e.g. mips3). */
#define ISA_HAS_64BIT_REGS (ISA_MIPS3 \
|| ISA_MIPS4 \
|| ISA_MIPS64)
-/* ISA has branch likely instructions (eg. mips2). */
+/* ISA has branch likely instructions (e.g. mips2). */
/* Disable branchlikely for tx39 until compare rewrite. They haven't
been generated up to this point. */
#define ISA_HAS_BRANCHLIKELY (!ISA_MIPS1)
@@ -1922,16 +1922,16 @@ extern enum reg_class mips_char_to_class[256];
`I' is used for the range of constants an arithmetic insn can
actually contain (16 bits signed integers).
- `J' is used for the range which is just zero (ie, $r0).
+ `J' is used for the range which is just zero (i.e., $r0).
`K' is used for the range of constants a logical insn can actually
contain (16 bit zero-extended integers).
`L' is used for the range of constants that be loaded with lui
- (ie, the bottom 16 bits are zero).
+ (i.e., the bottom 16 bits are zero).
`M' is used for the range of constants that take two words to load
- (ie, not matched by `I', `K', and `L').
+ (i.e., not matched by `I', `K', and `L').
`N' is used for negative 16 bit constants other than -65536.
@@ -2824,7 +2824,7 @@ while (0)
#define ASM_OUTPUT_ALIGNED_DECL_COMMON mips_output_aligned_decl_common
-/* This says how to define a local common symbol (ie, not visible to
+/* This says how to define a local common symbol (i.e., not visible to
linker). */
#ifndef ASM_OUTPUT_ALIGNED_LOCAL