diff options
author | Segher Boessenkool <segher@kernel.crashing.org> | 2020-05-07 18:25:44 -0500 |
---|---|---|
committer | Bill Schmidt <wschmidt@linux.ibm.com> | 2020-05-07 18:25:44 -0500 |
commit | 98329e3f5b85acc50d08c3f0680a30f6e728c033 (patch) | |
tree | d858bf4ba9d33d252334ec151cd063f65721cef3 /gcc/combine.c | |
parent | f5fb834c96ee4dc828299f984c46608814c9f0a2 (diff) | |
download | gcc-98329e3f5b85acc50d08c3f0680a30f6e728c033.zip gcc-98329e3f5b85acc50d08c3f0680a30f6e728c033.tar.gz gcc-98329e3f5b85acc50d08c3f0680a30f6e728c033.tar.bz2 |
rs6000: New insns setbc and setbcr
New instructions setbc and setbcr. setbc sets a GPR to 1 if some
condition register bit is set, and 0 otherwise; setbcr does it the
other way around.
2020-05-07 Segher Boessenkool <segher@kernel.crashing.org>
* config/rs6000/rs6000.md (setbc_<un>signed_<GPR:mode>): New
define_insn.
(*setbcr_<un>signed_<GPR:mode>): Likewise.
(cstore<mode>4): Use setbc[r] if available.
(<code><GPR:mode><GPR2:mode>2_isel): Avoid for TARGET_FUTURE.
(eq<mode>3): Use setbc for TARGET_FUTURE.
(*eq<mode>3): Avoid for TARGET_FUTURE.
(ne<mode>3): Replace :P with :GPR; use setbc for TARGET_FUTURE;
else for non-Pmode, use gen_eq and gen_xor.
(*ne<mode>3): Avoid for TARGET_FUTURE.
(*eqsi3_ext<mode>): Avoid for TARGET_FUTURE; fix missing && 1.
Diffstat (limited to 'gcc/combine.c')
0 files changed, 0 insertions, 0 deletions