diff options
| author | Pan Li <pan2.li@intel.com> | 2023-08-17 16:03:20 +0800 |
|---|---|---|
| committer | Pan Li <pan2.li@intel.com> | 2023-08-22 08:00:51 +0800 |
| commit | 1d17e3d66736cc8d875bf02530f3f6aa498f0d09 (patch) | |
| tree | 915158a864308427eedb407f0a0f0ad61d2e7030 /gcc/analyzer/store.h | |
| parent | e2c42860b6bad30bad8dd12fd0e25dc55646a69c (diff) | |
| download | gcc-1d17e3d66736cc8d875bf02530f3f6aa498f0d09.zip gcc-1d17e3d66736cc8d875bf02530f3f6aa498f0d09.tar.gz gcc-1d17e3d66736cc8d875bf02530f3f6aa498f0d09.tar.bz2 | |
RISC-V: Support RVV VFWREDUSUM.VS rounding mode intrinsic API
This patch would like to support the rounding mode API for the
VFWREDUSUM.VS as the below samples
* __riscv_vfwredusum_vs_f32m1_f64m1_rm
* __riscv_vfwredusum_vs_f32m1_f64m1_rm_m
Signed-off-by: Pan Li <pan2.li@intel.com>
gcc/ChangeLog:
* config/riscv/riscv-vector-builtins-bases.cc
(vfwredusum_frm_obj): New declaration.
(BASE): Ditto.
* config/riscv/riscv-vector-builtins-bases.h: Ditto.
* config/riscv/riscv-vector-builtins-functions.def
(vfwredusum_frm): New intrinsic function def.
gcc/testsuite/ChangeLog:
* gcc.target/riscv/rvv/base/float-point-wredusum.c: New test.
Diffstat (limited to 'gcc/analyzer/store.h')
0 files changed, 0 insertions, 0 deletions