diff options
| author | Wilco Dijkstra <wdijkstr@arm.com> | 2016-06-20 12:24:48 +0000 |
|---|---|---|
| committer | Wilco Dijkstra <wilco@gcc.gnu.org> | 2016-06-20 12:24:48 +0000 |
| commit | 61f17a5c5a8565c5ebfcdbe78f16b56c52b285dd (patch) | |
| tree | 165f3fc8fc05c3a4ca201a83a58139a44d855c1e /gcc/ada/gnatbind.adb | |
| parent | 3ddfabe34fbcf04822c794f1dc8e1740811ad016 (diff) | |
| download | gcc-61f17a5c5a8565c5ebfcdbe78f16b56c52b285dd.zip gcc-61f17a5c5a8565c5ebfcdbe78f16b56c52b285dd.tar.gz gcc-61f17a5c5a8565c5ebfcdbe78f16b56c52b285dd.tar.bz2 | |
Improve modes_tieable by returning true in more cases...
Improve modes_tieable by returning true in more cases: allow scalar access
within vectors without requiring an extra move. Removing these moves helps
the register allocator in deciding whether to use integer or FP registers on
operations that can be done on both. This saves about 100 instructions in the
gcc.target/aarch64 tests.
A typical example:
orr v1.8b, v0.8b, v1.8b
fmov x0, d0
fmov x1, d1
add x0, x1, x0
ins v0.d[0], x0
orr v0.8b, v1.8b, v0.8b
after:
orr v1.8b, v0.8b, v1.8b
add d0, d1, d0
orr v0.8b, v1.8b, v0.8b
gcc/
* config/aarch64/aarch64.c (aarch64_modes_tieable_p):
Allow scalar/single vector modes to be tieable.
From-SVN: r237597
Diffstat (limited to 'gcc/ada/gnatbind.adb')
0 files changed, 0 insertions, 0 deletions