aboutsummaryrefslogtreecommitdiff
path: root/gcc/ada/gcc-interface/ada-tree.h
diff options
context:
space:
mode:
authorJames Greenhalgh <james.greenhalgh@arm.com>2017-06-21 09:58:57 +0000
committerJames Greenhalgh <jgreenhalgh@gcc.gnu.org>2017-06-21 09:58:57 +0000
commit9a85b75fc414653f4a691ea57b83722489cd3d61 (patch)
treec0952fa22490f012d79a1ea73bcfb15ced2dd2ea /gcc/ada/gcc-interface/ada-tree.h
parent6b92ab17be7b413d2f14e40c98c62fd95f6e994e (diff)
downloadgcc-9a85b75fc414653f4a691ea57b83722489cd3d61.zip
gcc-9a85b75fc414653f4a691ea57b83722489cd3d61.tar.gz
gcc-9a85b75fc414653f4a691ea57b83722489cd3d61.tar.bz2
[Patch AArch64] Add initial tuning support for Cortex-A55 and Cortex-A75
This patch adds support for the ARM Cortex-A75 and Cortex-A55 processors through the -mcpu/-mtune values cortex-a55 and cortex-a75, and an ARM DynamIQ big.LITTLE configuration of these two processors through the -mcpu/-mtune value cortex-a75.cortex-a55 The ARM Cortex-A75 is ARM's latest and highest performance applications processor. For the initial tuning provided in this patch, I have chosen to share the tuning structure with its predecessor, the Cortex-A73. The ARM Cortex-A55 delivers the best combination of power efficiency and performance in its class. For the initial tuning provided in this patch, I have chosen to share the tuning structure with its predecessor, the Cortex-A53. Both Cortex-A55 and Cortex-A75 support ARMv8-A with the ARM8.1-A and ARMv8.2-A extensions, along with the cryptography extension, and the RCPC extensions from ARMv8.3-A. This is reflected in the patch, -mcpu=cortex-a75 is treated as equivalent to passing -mtune=cortex-a75 -march=armv8.2-a+rcpc . 2017-06-21 James Greenhalgh <james.greenhalgh@arm.com> * config/aarch64/aarch64-cores.def (cortex-a55): New. (cortex-a75): Likewise. (cortex-a75.cortex-a55): Likewise. * config/aarch64/aarch64-tune.md: Regenerate. * doc/invoke.texi (-mtune): Document new values for -mtune. From-SVN: r249441
Diffstat (limited to 'gcc/ada/gcc-interface/ada-tree.h')
0 files changed, 0 insertions, 0 deletions