aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRichard Earnshaw <rearnsha@arm.com>2001-01-14 16:09:47 +0000
committerRichard Earnshaw <rearnsha@gcc.gnu.org>2001-01-14 16:09:47 +0000
commit17879734ac2a2e256b5be66ca65644a713da0288 (patch)
tree3b5972c2bc93170028a8eb3d4ee2fd77e6b4232a
parentc009a7450403e91d890d38c591a530a00bee31b2 (diff)
downloadgcc-17879734ac2a2e256b5be66ca65644a713da0288.zip
gcc-17879734ac2a2e256b5be66ca65644a713da0288.tar.gz
gcc-17879734ac2a2e256b5be66ca65644a713da0288.tar.bz2
semi.h (ASM_SPEC): Pass -k to the assembler when compiling PIC.
* config/arm/semi.h (ASM_SPEC): Pass -k to the assembler when compiling PIC. From-SVN: r39011
-rw-r--r--gcc/ChangeLog5
-rw-r--r--gcc/config/arm/semi.h12
2 files changed, 15 insertions, 2 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 2dcb26b..9ada854 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,8 @@
+2001-01-14 Richard Earnshaw <rearnsha@arm.com>
+
+ * config/arm/semi.h (ASM_SPEC): Pass -k to the assembler when
+ compiling PIC.
+
2001-01-14 Kazu Hirata <kazu@hxi.com>
* config/h8300/h8300.c (get_shift_alg): Update comments.
diff --git a/gcc/config/arm/semi.h b/gcc/config/arm/semi.h
index 081b4c1..d258944 100644
--- a/gcc/config/arm/semi.h
+++ b/gcc/config/arm/semi.h
@@ -1,6 +1,6 @@
/* Definitions of target machine for GNU compiler. ARM on semi-hosted platform
- Copyright (C) 1994, 1995, 1996, 1997 Free Software Foundation, Inc.
- Contributed by Richard Earnshaw (richard.earnshaw@armltd.co.uk)
+ Copyright (C) 1994, 1995, 1996, 1997, 2001 Free Software Foundation, Inc.
+ Contributed by Richard Earnshaw (richard.earnshaw@arm.com)
This file is part of GNU CC.
@@ -39,8 +39,16 @@ Boston, MA 02111-1307, USA. */
#define SUBTARGET_EXTRA_ASM_SPEC
#endif
+/* The compiler supports PIC code generation, even though the binutils
+ may not. If we are asked to compile position independent code, we
+ always pass -k to the assembler. If it doesn't recognize it, then
+ it will barf, which probably means that it doesn't know how to
+ assemble PIC code. This is what we want, since otherwise tools
+ may incorrectly assume we support PIC compilation even if the
+ binutils can't. */
#ifndef ASM_SPEC
#define ASM_SPEC "\
+%{fpic: -k} %{fPIC: -k} \
%{mbig-endian:-EB} \
%{mcpu=*:-m%*} \
%{march=*:-m%*} \