aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRichard Biener <rguenther@suse.de>2021-03-11 13:30:56 +0100
committerRichard Biener <rguenther@suse.de>2021-03-11 13:30:56 +0100
commit9d4ad8570c3bab2e145aa7b39ce8c66bafbf1945 (patch)
treed61e8f904f09f88d5e560216f434ff8b34f90c2a
parentb08c978f2e18507cbd9853305185665edf05c598 (diff)
downloadgcc-9d4ad8570c3bab2e145aa7b39ce8c66bafbf1945.zip
gcc-9d4ad8570c3bab2e145aa7b39ce8c66bafbf1945.tar.gz
gcc-9d4ad8570c3bab2e145aa7b39ce8c66bafbf1945.tar.bz2
testsuite/97494 - amend gcc.dg/vect/slp-21.c
As reported in the PR all powerpc64 targets fail FAIL: gcc.dg/vect/slp-21.c scan-tree-dump-times vect "vectorizing stmts using SLP" 2 because like on arm we now vectorize 4 opportunities. This adjusts the testcase to follow the arm example. 2021-03-11 Richard Biener <rguenther@suse.de> PR testsuite/97494 * gcc.dg/vect/slp-21.c: Adjust for powerpc64*-*-*.
-rw-r--r--gcc/testsuite/gcc.dg/vect/slp-21.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/testsuite/gcc.dg/vect/slp-21.c b/gcc/testsuite/gcc.dg/vect/slp-21.c
index 117d65c..bf8f434 100644
--- a/gcc/testsuite/gcc.dg/vect/slp-21.c
+++ b/gcc/testsuite/gcc.dg/vect/slp-21.c
@@ -210,7 +210,7 @@ int main (void)
Not all vect_perm targets support that, and it's a bit too specific to have
its own effective-target selector, so we just test targets directly. */
-/* { dg-final { scan-tree-dump-times "vectorizing stmts using SLP" 4 "vect" { target { aarch64*-*-* arm*-*-* } } } } */
-/* { dg-final { scan-tree-dump-times "vectorizing stmts using SLP" 2 "vect" { target { vect_strided4 && { ! { aarch64*-*-* arm*-*-* } } } } } } */
+/* { dg-final { scan-tree-dump-times "vectorizing stmts using SLP" 4 "vect" { target { aarch64*-*-* arm*-*-* powerpc64*-*-* } } } } */
+/* { dg-final { scan-tree-dump-times "vectorizing stmts using SLP" 2 "vect" { target { vect_strided4 && { ! { aarch64*-*-* arm*-*-* powerpc64*-*-* } } } } } } */
/* { dg-final { scan-tree-dump-times "vectorizing stmts using SLP" 0 "vect" { target { ! { vect_strided4 } } } } } */