diff options
| author | Uros Bizjak <ubizjak@gmail.com> | 2018-12-28 23:50:12 +0100 |
|---|---|---|
| committer | Uros Bizjak <uros@gcc.gnu.org> | 2018-12-28 23:50:12 +0100 |
| commit | 50bec22834e0b147fca92bea80501bccc309ce4d (patch) | |
| tree | 9f0302dc2b4a4b46de9ac202292f433ac6e66bc9 | |
| parent | 03f0fa9538a68a9e192a7e157b333b54eb72d5c8 (diff) | |
| download | gcc-50bec22834e0b147fca92bea80501bccc309ce4d.zip gcc-50bec22834e0b147fca92bea80501bccc309ce4d.tar.gz gcc-50bec22834e0b147fca92bea80501bccc309ce4d.tar.bz2 | |
i386.h (ADDITIONAL_REGISTER_NAMES): Add sil, dil, bpl and spl aliases.
* config/i386/i386.h (ADDITIONAL_REGISTER_NAMES): Add
sil, dil, bpl and spl aliases.
From-SVN: r267456
| -rw-r--r-- | gcc/ChangeLog | 7 | ||||
| -rw-r--r-- | gcc/config/i386/i386.h | 21 |
2 files changed, 13 insertions, 15 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index e79809c..61a99be 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +2018-12-28 Uros Bizjak <ubizjak@gmail.com> + + * config/i386/i386.h (ADDITIONAL_REGISTER_NAMES): Add + sil, dil, bpl and spl aliases. + 2018-12-28 Martin Sebor <msebor@redhat.com> * tree-ssa-strlen.c (maybe_diag_stxncpy_trunc): Avoid @@ -71,7 +76,7 @@ parametrs. 2018-12-24 Jan Hubicka <hubicka@ucw.cz> - + PR lto/88140 * tree.c (fld_simplified_type): Temporarily disable array simplification. diff --git a/gcc/config/i386/i386.h b/gcc/config/i386/i386.h index 64fc5d4..d4b1737 100644 --- a/gcc/config/i386/i386.h +++ b/gcc/config/i386/i386.h @@ -2041,6 +2041,12 @@ do { \ #define REGISTER_NAMES HI_REGISTER_NAMES +#define QI_REGISTER_NAMES \ +{"al", "dl", "cl", "bl", "sil", "dil", "bpl", "spl"} + +#define QI_HIGH_REGISTER_NAMES \ +{"ah", "dh", "ch", "bh"} + /* Table of additional register names to use in user input. */ #define ADDITIONAL_REGISTER_NAMES \ @@ -2050,6 +2056,7 @@ do { \ { "rax", AX_REG }, { "rdx", DX_REG }, { "rcx", CX_REG }, { "rbx", BX_REG }, \ { "rsi", SI_REG }, { "rdi", DI_REG }, { "rbp", BP_REG }, { "rsp", SP_REG }, \ { "al", AX_REG }, { "dl", DX_REG }, { "cl", CX_REG }, { "bl", BX_REG }, \ + { "sil", SI_REG }, { "dil", DI_REG }, { "bpl", BP_REG }, { "spl", SP_REG }, \ { "ah", AX_REG }, { "dh", DX_REG }, { "ch", CX_REG }, { "bh", BX_REG }, \ { "ymm0", XMM0_REG }, { "ymm1", XMM1_REG }, { "ymm2", XMM2_REG }, { "ymm3", XMM3_REG }, \ { "ymm4", XMM4_REG }, { "ymm5", XMM5_REG }, { "ymm6", XMM6_REG }, { "ymm7", XMM7_REG }, \ @@ -2069,20 +2076,6 @@ do { \ { "zmm28", XMM28_REG }, { "zmm29", XMM29_REG }, { "zmm30", XMM30_REG }, { "zmm31", XMM31_REG } \ } -/* Note we are omitting these since currently I don't know how -to get gcc to use these, since they want the same but different -number as al, and ax. -*/ - -#define QI_REGISTER_NAMES \ -{"al", "dl", "cl", "bl", "sil", "dil", "bpl", "spl",} - -/* These parallel the array above, and can be used to access bits 8:15 - of regs 0 through 3. */ - -#define QI_HIGH_REGISTER_NAMES \ -{"ah", "dh", "ch", "bh", } - /* How to renumber registers for dbx and gdb. */ #define DBX_REGISTER_NUMBER(N) \ |