aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAlan Lawrence <alalaw01@gcc.gnu.org>2014-12-09 20:13:52 +0000
committerAlan Lawrence <alalaw01@gcc.gnu.org>2014-12-09 20:13:52 +0000
commitfdead6a4b4a8e3efe04c9546f2619e3426d2fb51 (patch)
tree2da5ed51d04904e25278c04c168ab5e70823ce53
parentfca051af18ffcc9e44763c106e21fe3cf5e0d3ca (diff)
downloadgcc-fdead6a4b4a8e3efe04c9546f2619e3426d2fb51.zip
gcc-fdead6a4b4a8e3efe04c9546f2619e3426d2fb51.tar.gz
gcc-fdead6a4b4a8e3efe04c9546f2619e3426d2fb51.tar.bz2
Add missing PR numbers to ChangeLog. Too late?
From-SVN: r218535
-rw-r--r--gcc/ChangeLog3
-rw-r--r--gcc/testsuite/ChangeLog3
2 files changed, 6 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 4ba5676..af590f2 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,10 +1,12 @@
2014-12-09 Alan Lawrence <alan.lawrence@arm.com>
+ PR target/63870
* gcc/config/aarch64-builtins.c (aarch64_simd_expand_args): Update error
message for SIMD_ARG_CONSTANT.
2014-12-09 Alan Lawrence <alan.lawrence@arm.com>
+ PR target/63870
* config/aarch64/aarch64-builtins.c (aarch64_types_binopv_qualifiers,
TYPES_BINOPV): Delete.
(enum aarch64_builtins): Add AARCH64_BUILTIN_SIMD_LANE_CHECK and
@@ -28,6 +30,7 @@
2014-12-09 Alan Lawrence <alan.lawrence@arm.com>
+ PR target/63950
* config/aarch64/arm_neon.h (__AARCH64_NUM_LANES, __aarch64_lane *2):
New.
(aarch64_vset_lane_any): Redefine using previous, same for BE + LE.
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 8e536a4..c7e9dec 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,14 +1,17 @@
2014-12-09 Alan Lawrence <alan.lawrence@arm.com>
+ PR target/63870
* gcc.target/aarch64/arg-type-diagnostics-1.c: Call intrinsic, update
expected error message.
2014-12-09 Alan Lawrence <alan.lawrence@arm.com>
+ PR target/63870
* gcc.target/aarch64/simd/vset_lane_s16_const_1.c: New test.
2014-12-09 Alan Lawrence <alan.lawrence@arm.com>
+ PR target/63950
* gcc.target/aarch64/vld1_lane-o0.c: New test.
2014-12-09 Alan Lawrence <alan.lawrence@arm.com>