diff options
| author | Juzhe-Zhong <juzhe.zhong@rivai.ai> | 2023-06-02 17:33:33 +0800 |
|---|---|---|
| committer | Pan Li <pan2.li@intel.com> | 2023-06-03 10:33:07 +0800 |
| commit | f5c82bff5ef2930583eccc008cf73653720987b5 (patch) | |
| tree | f01eb0be4b37be89b81a288e82697ff6f63df3e4 | |
| parent | 2e3401bd71b59ca0e03f051c5db286c32299b940 (diff) | |
| download | gcc-f5c82bff5ef2930583eccc008cf73653720987b5.zip gcc-f5c82bff5ef2930583eccc008cf73653720987b5.tar.gz gcc-f5c82bff5ef2930583eccc008cf73653720987b5.tar.bz2 | |
RISC-V: Fix warning in predicated.md
Notice there is warning in predicates.md:
../../../riscv-gcc/gcc/config/riscv/predicates.md: In function ‘bool arith_operand_or_mode_mask(rtx, machine_mode)’:
../../../riscv-gcc/gcc/config/riscv/predicates.md:33:14: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
(match_test "INTVAL (op) == GET_MODE_MASK (HImode)
../../../riscv-gcc/gcc/config/riscv/predicates.md:34:20: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
|| INTVAL (op) == GET_MODE_MASK (SImode)"))))
gcc/ChangeLog:
* config/riscv/predicates.md: Change INTVAL into UINTVAL.
| -rw-r--r-- | gcc/config/riscv/predicates.md | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/gcc/config/riscv/predicates.md b/gcc/config/riscv/predicates.md index d14b1ca..04ca6ce 100644 --- a/gcc/config/riscv/predicates.md +++ b/gcc/config/riscv/predicates.md @@ -30,7 +30,7 @@ (define_predicate "arith_operand_or_mode_mask" (ior (match_operand 0 "arith_operand") (and (match_code "const_int") - (match_test "INTVAL (op) == GET_MODE_MASK (HImode) + (match_test "UINTVAL (op) == GET_MODE_MASK (HImode) || UINTVAL (op) == GET_MODE_MASK (SImode)")))) (define_predicate "lui_operand" |