diff options
author | Thomas Preud'homme <thomas.preudhomme@arm.com> | 2017-04-06 14:53:22 +0000 |
---|---|---|
committer | Thomas Preud'homme <thopre01@gcc.gnu.org> | 2017-04-06 14:53:22 +0000 |
commit | db086c9685f651d62a251aaa0d240a42495ffa60 (patch) | |
tree | 3e3ea4c398cee174a31fe3d326d41266fb60be79 | |
parent | 09b63f67a11096fb9aa163f9936909bded2e690b (diff) | |
download | gcc-db086c9685f651d62a251aaa0d240a42495ffa60.zip gcc-db086c9685f651d62a251aaa0d240a42495ffa60.tar.gz gcc-db086c9685f651d62a251aaa0d240a42495ffa60.tar.bz2 |
[ARM] Compile atomic_loaddi_11 for Cortex-R5
2017-04-06 Thomas Preud'homme <thomas.preudhomme@arm.com
gcc/testsuite/
PR target/80082
* gcc.target/arm/atomic_loaddi_11.c: Target Cortex-R5 instead of
ARMv7-R.
From-SVN: r246733
-rw-r--r-- | gcc/testsuite/ChangeLog | 6 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/arm/atomic_loaddi_11.c | 4 |
2 files changed, 8 insertions, 2 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index e5b3274..ed9ca1d 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,9 @@ +2017-04-06 Thomas Preud'homme <thomas.preudhomme@arm.com + + PR target/80082 + * gcc.target/arm/atomic_loaddi_11.c: Target Cortex-R5 instead of + ARMv7-R. + 2017-04-06 Richard Biener <rguenther@suse.de> PR tree-optimization/80334 diff --git a/gcc/testsuite/gcc.target/arm/atomic_loaddi_11.c b/gcc/testsuite/gcc.target/arm/atomic_loaddi_11.c index 275669b..85c64ae 100644 --- a/gcc/testsuite/gcc.target/arm/atomic_loaddi_11.c +++ b/gcc/testsuite/gcc.target/arm/atomic_loaddi_11.c @@ -1,7 +1,7 @@ /* { dg-do compile } */ /* { dg-require-effective-target arm_arch_v7r_ok } */ -/* { dg-options "-O2" } */ -/* { dg-add-options arm_arch_v7r } */ +/* { dg-skip-if "do not override -mcpu" { *-*-* } { "-mcpu=*" "-march=*" } { "-mcpu=cortex-r5" } } */ +/* { dg-options "-O2 -mcpu=cortex-r5" } */ #include <stdatomic.h> |