aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMihailo Stojanovic <mihailo.stojanovic@typhoon-hil.com>2021-03-30 11:42:49 +0100
committerRichard Sandiford <richard.sandiford@arm.com>2021-03-30 11:42:49 +0100
commitcc2fda1328ee69b92724d6b3cffb741f07d86047 (patch)
tree30b6f64d73005f89b36823472d6f66df2b986a7a
parent65374af219f9c5c594951a07e766fe70c1136a1f (diff)
downloadgcc-cc2fda1328ee69b92724d6b3cffb741f07d86047.zip
gcc-cc2fda1328ee69b92724d6b3cffb741f07d86047.tar.gz
gcc-cc2fda1328ee69b92724d6b3cffb741f07d86047.tar.bz2
aarch64: Prevent use of SIMD fcvtz[su] instruction variant with "nosimd"
Currently, SF->SI and DF->DI conversions on Aarch64 with the "nosimd" flag provided sometimes cause the emitting of a vector variant of the fcvtz[su] instruction (e.g. fcvtzu s0, s0). This modifies the corresponding pattern to only select the vector variant of the instruction when generating code with SIMD enabled. gcc/ChangeLog: * config/aarch64/aarch64.md (<optab>_trunc<fcvt_target><GPI:mode>2): Set the "arch" attribute to disambiguate between SIMD and FP variants of the instruction. gcc/testsuite/ChangeLog: * gcc.target/aarch64/fcvt_nosimd.c: New test.
-rw-r--r--gcc/config/aarch64/aarch64.md3
-rw-r--r--gcc/testsuite/gcc.target/aarch64/fcvt_nosimd.c23
2 files changed, 25 insertions, 1 deletions
diff --git a/gcc/config/aarch64/aarch64.md b/gcc/config/aarch64/aarch64.md
index b2abb5b..dd1dc2b 100644
--- a/gcc/config/aarch64/aarch64.md
+++ b/gcc/config/aarch64/aarch64.md
@@ -5989,7 +5989,8 @@
"@
fcvtz<su>\t%<s>0, %<s>1
fcvtz<su>\t%<w>0, %<s>1"
- [(set_attr "type" "neon_fp_to_int_s,f_cvtf2i")]
+ [(set_attr "type" "neon_fp_to_int_s,f_cvtf2i")
+ (set_attr "arch" "simd,fp")]
)
;; Convert HF -> SI or DI
diff --git a/gcc/testsuite/gcc.target/aarch64/fcvt_nosimd.c b/gcc/testsuite/gcc.target/aarch64/fcvt_nosimd.c
new file mode 100644
index 0000000..7b2ab65
--- /dev/null
+++ b/gcc/testsuite/gcc.target/aarch64/fcvt_nosimd.c
@@ -0,0 +1,23 @@
+/* { dg-do compile } */
+/* { dg-options "-march=armv8-a+nosimd" } */
+
+#include <stdint.h>
+
+uint64_t test_double_to_uint64(double x) {
+ return (uint64_t)x;
+}
+
+int64_t test_double_to_int64(double x) {
+ return (int64_t)x;
+}
+
+uint32_t test_float_to_uint32(float x) {
+ return (uint32_t)x;
+}
+
+int32_t test_float_to_int32(float x) {
+ return (int32_t)x;
+}
+
+/* { dg-final { scan-assembler-not {\tfcvtz[su]\td[0-9]*, d[0-9]*} } } */
+/* { dg-final { scan-assembler-not {\tfcvtz[su]\ts[0-9]*, s[0-9]*} } } */