aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDaniel Jacobowitz <dan@codesourcery.com>2005-10-05 15:24:01 +0000
committerDaniel Jacobowitz <drow@gcc.gnu.org>2005-10-05 15:24:01 +0000
commitc2540bbb4688f9e9371de2f32aa7b534a6b64b00 (patch)
treec77baf8b820854e76b222faf31fcfd8746d412ad
parentf3940b0e3d26190dbcfe86f0bc5f4a84b259c298 (diff)
downloadgcc-c2540bbb4688f9e9371de2f32aa7b534a6b64b00.zip
gcc-c2540bbb4688f9e9371de2f32aa7b534a6b64b00.tar.gz
gcc-c2540bbb4688f9e9371de2f32aa7b534a6b64b00.tar.bz2
* config/arm/arm.md (insv): Use gen_int_mode in more places.
From-SVN: r104997
-rw-r--r--gcc/ChangeLog4
-rw-r--r--gcc/config/arm/arm.md7
2 files changed, 8 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index a21d4d8..83bc007 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,7 @@
+2005-10-05 Daniel Jacobowitz <dan@codesourcery.com>
+
+ * config/arm/arm.md (insv): Use gen_int_mode in more places.
+
2005-10-05 Andrew MacLeod <amacleod@redhat.com>
PR tree-optimization/18587
diff --git a/gcc/config/arm/arm.md b/gcc/config/arm/arm.md
index 783fab0..b60ccb7 100644
--- a/gcc/config/arm/arm.md
+++ b/gcc/config/arm/arm.md
@@ -1901,7 +1901,8 @@
HOST_WIDE_INT op3_value = mask & INTVAL (operands[3]);
HOST_WIDE_INT mask2 = ((mask & ~op3_value) << start_bit);
- emit_insn (gen_andsi3 (op1, operands[0], GEN_INT (~mask2)));
+ emit_insn (gen_andsi3 (op1, operands[0],
+ gen_int_mode (~mask2, SImode)));
emit_insn (gen_iorsi3 (subtarget, op1,
gen_int_mode (op3_value << start_bit, SImode)));
}
@@ -1939,7 +1940,7 @@
}
else
{
- rtx op0 = GEN_INT (mask);
+ rtx op0 = gen_int_mode (mask, SImode);
rtx op1 = gen_reg_rtx (SImode);
rtx op2 = gen_reg_rtx (SImode);
@@ -1958,7 +1959,7 @@
&& (const_ok_for_arm (mask << start_bit)
|| const_ok_for_arm (~(mask << start_bit))))
{
- op0 = GEN_INT (~(mask << start_bit));
+ op0 = gen_int_mode (~(mask << start_bit), SImode);
emit_insn (gen_andsi3 (op2, operands[0], op0));
}
else