aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorIan Bolton <ian.bolton@arm.com>2011-08-04 10:50:02 +0000
committerIan Bolton <ibolton@gcc.gnu.org>2011-08-04 10:50:02 +0000
commitb9e357d27e9b1776193865fb848f248993cce91c (patch)
treee68642c727e6ff7a6c1f0dae0b41f2d2ad0dc10e
parent2598ee6d90f1472899438cc29d6ebb6e45dea578 (diff)
downloadgcc-b9e357d27e9b1776193865fb848f248993cce91c.zip
gcc-b9e357d27e9b1776193865fb848f248993cce91c.tar.gz
gcc-b9e357d27e9b1776193865fb848f248993cce91c.tar.bz2
vfp-1.c: no large negative offsets on Thumb2.
testsuite/ * gcc.target/arm/vfp-1.c: no large negative offsets on Thumb2. From-SVN: r177357
-rw-r--r--gcc/testsuite/ChangeLog4
-rw-r--r--gcc/testsuite/gcc.target/arm/vfp-1.c6
2 files changed, 7 insertions, 3 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 9565b3e..d1d4569 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,7 @@
+2011-08-04 Ian Bolton <ian.bolton@arm.com>
+
+ * gcc.target/arm/vfp-1.c: no large negative offsets on Thumb2.
+
2011-08-04 Jakub Jelinek <jakub@redhat.com>
PR middle-end/49905
diff --git a/gcc/testsuite/gcc.target/arm/vfp-1.c b/gcc/testsuite/gcc.target/arm/vfp-1.c
index a020622..d455ea4 100644
--- a/gcc/testsuite/gcc.target/arm/vfp-1.c
+++ b/gcc/testsuite/gcc.target/arm/vfp-1.c
@@ -127,13 +127,13 @@ void test_convert () {
void test_ldst (float f[], double d[]) {
/* { dg-final { scan-assembler "flds.+ \\\[r0, #1020\\\]" } } */
- /* { dg-final { scan-assembler "flds.+ \\\[r0, #-1020\\\]" } } */
+ /* { dg-final { scan-assembler "flds.+ \\\[r\[0-9\], #-1020\\\]" { target { arm32 && { ! arm_thumb2_ok } } } } } */
/* { dg-final { scan-assembler "add.+ r0, #1024" } } */
- /* { dg-final { scan-assembler "fsts.+ \\\[r0, #0\\\]\n" } } */
+ /* { dg-final { scan-assembler "fsts.+ \\\[r\[0-9\], #0\\\]\n" } } */
f[256] = f[255] + f[-255];
/* { dg-final { scan-assembler "fldd.+ \\\[r1, #1016\\\]" } } */
- /* { dg-final { scan-assembler "fldd.+ \\\[r1, #-1016\\\]" } } */
+ /* { dg-final { scan-assembler "fldd.+ \\\[r\[1-9\], #-1016\\\]" { target { arm32 && { ! arm_thumb2_ok } } } } } */
/* { dg-final { scan-assembler "fstd.+ \\\[r1, #256\\\]" } } */
d[32] = d[127] + d[-127];
}