diff options
author | Carl Love <cel@us.ibm.com> | 2018-06-06 21:46:26 +0000 |
---|---|---|
committer | Carl Love <carll@gcc.gnu.org> | 2018-06-06 21:46:26 +0000 |
commit | a983358b0e0cb900d15ab15644dc436df3f15458 (patch) | |
tree | a21500a4dab8c98e8a7c9f129187451864aaeb6f | |
parent | 9658d116f335629a3fae673474412cf8044d3d3e (diff) | |
download | gcc-a983358b0e0cb900d15ab15644dc436df3f15458.zip gcc-a983358b0e0cb900d15ab15644dc436df3f15458.tar.gz gcc-a983358b0e0cb900d15ab15644dc436df3f15458.tar.bz2 |
builtins-7-p9-runnable.c: Change first argument to vui_arg.
gcc/testsuite/ChangeLog:
2018-06-06 Carl Love <cel@us.ibm.com>
* gcc.target/powerpc/builtins-7-p9-runnable.c: Change first
argument to vui_arg.
From-SVN: r261249
-rw-r--r-- | gcc/testsuite/ChangeLog | 4 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/powerpc/builtins-7-p9-runnable.c | 7 |
2 files changed, 9 insertions, 2 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index 41b78f2..f359ed9 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -4,6 +4,10 @@ * gfortran.dg/realloc_on_assign_30.f90: New test. 2018-06-06 Carl Love <cel@us.ibm.com> + * gcc.target/powerpc/builtins-7-p9-runnable.c: Change first + argument to vui_arg. + +2018-06-06 Carl Love <cel@us.ibm.com> * gcc.target/powerpc/builtins-3.c: Move tests requiring -mvsx to builtins-4.c. diff --git a/gcc/testsuite/gcc.target/powerpc/builtins-7-p9-runnable.c b/gcc/testsuite/gcc.target/powerpc/builtins-7-p9-runnable.c index 137b46b..f277344 100644 --- a/gcc/testsuite/gcc.target/powerpc/builtins-7-p9-runnable.c +++ b/gcc/testsuite/gcc.target/powerpc/builtins-7-p9-runnable.c @@ -82,6 +82,7 @@ vext (vector unsigned char *vc) int main() { vector signed int vsi_arg; + vector unsigned int vui_arg; vector unsigned char vec_uc_arg, vec_uc_result, vec_uc_expected; vector unsigned long long vec_ull_result, vec_ull_expected; unsigned long long ull_result, ull_expected; @@ -113,10 +114,12 @@ int main() /* insert into char 4 location */ vec_uc_expected = (vector unsigned char){1, 2, 3, 4, - 0xC, 0, 0, 0, + 2, 0, 0, 0, 9, 10, 11, 12, 13, 14, 15, 16}; - vec_uc_result = vec_insert4b (vsi_arg, vec_uc_arg, 4); + vui_arg = (vector unsigned int){0x4, 0x3, 0x2, 0x1}; + + vec_uc_result = vec_insert4b (vui_arg, vec_uc_arg, 4); if (result_wrong_uc(vec_uc_expected, vec_uc_result)) { |