diff options
| author | Francois-Xavier Coudert <coudert@clipper.ens.fr> | 2006-03-31 00:00:21 +0200 |
|---|---|---|
| committer | François-Xavier Coudert <fxcoudert@gcc.gnu.org> | 2006-03-30 22:00:21 +0000 |
| commit | 7d30b888b5dee88c300e64ab6a6916ac069b0a68 (patch) | |
| tree | 545dba484857e28e58bdd870e9cbb05f2c5ab48f | |
| parent | ad3a7ce375e2ae78eed1b293c6c0f93b024b9c35 (diff) | |
| download | gcc-7d30b888b5dee88c300e64ab6a6916ac069b0a68.zip gcc-7d30b888b5dee88c300e64ab6a6916ac069b0a68.tar.gz gcc-7d30b888b5dee88c300e64ab6a6916ac069b0a68.tar.bz2 | |
re PR libfortran/26712 (gfortran on mac intel runtime floating point exception when printing)
PR libfortran/26712
* config/fpu-387.h: Add special case for handling of SSE
control bit on i386-darwin.
From-SVN: r112546
| -rw-r--r-- | libgfortran/ChangeLog | 6 | ||||
| -rw-r--r-- | libgfortran/config/fpu-387.h | 12 |
2 files changed, 18 insertions, 0 deletions
diff --git a/libgfortran/ChangeLog b/libgfortran/ChangeLog index d082c07..4074c8c 100644 --- a/libgfortran/ChangeLog +++ b/libgfortran/ChangeLog @@ -1,3 +1,9 @@ +2006-03-30 Francois-Xavier Coudert <coudert@clipper.ens.fr> + + PR libfortran/26712 + * config/fpu-387.h: Add special case for handling of SSE + control bit on i386-darwin. + 2006-03-30 Thomas Koenig <Thomas.Koenig@online.de> PR fortran/25031 diff --git a/libgfortran/config/fpu-387.h b/libgfortran/config/fpu-387.h index bf9fbc8..5e3dec2 100644 --- a/libgfortran/config/fpu-387.h +++ b/libgfortran/config/fpu-387.h @@ -93,6 +93,17 @@ void set_fpu (void) /* SSE */ asm volatile ("stmxcsr %0" : "=m" (cw_sse)); cw_sse &= 0xFFFF0000; +#ifdef __APPLE__ + cw_sse |= (_FPU_MASK_IM | _FPU_MASK_DM | _FPU_MASK_ZM | _FPU_MASK_OM + | _FPU_MASK_UM | _FPU_MASK_PM ) << 7; + if (options.fpe & GFC_FPE_INVALID) cw_sse &= ~(_FPU_MASK_IM << 7); + if (options.fpe & GFC_FPE_DENORMAL) cw_sse &= ~(_FPU_MASK_DM << 7); + if (options.fpe & GFC_FPE_ZERO) cw_sse &= ~(_FPU_MASK_ZM << 7); + if (options.fpe & GFC_FPE_OVERFLOW) cw_sse &= ~(_FPU_MASK_OM << 7); + if (options.fpe & GFC_FPE_UNDERFLOW) cw_sse &= ~(_FPU_MASK_UM << 7); + if (options.fpe & GFC_FPE_PRECISION) cw_sse &= ~(_FPU_MASK_PM << 7); + asm volatile ("ldmxcsr %0" : : "m" (cw_sse)); +#else if (options.fpe & GFC_FPE_INVALID) cw_sse |= 1 << 7; if (options.fpe & GFC_FPE_DENORMAL) cw_sse |= 1 << 8; if (options.fpe & GFC_FPE_ZERO) cw_sse |= 1 << 9; @@ -100,5 +111,6 @@ void set_fpu (void) if (options.fpe & GFC_FPE_UNDERFLOW) cw_sse |= 1 << 11; if (options.fpe & GFC_FPE_PRECISION) cw_sse |= 1 << 12; asm volatile ("ldmxcsr %0" : : "m" (cw_sse)); +#endif } } |