aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChenghua Xu <paul.hua.gm@gmail.com>2018-03-27 11:43:43 +0000
committerChenghua Xu <paulhua@gcc.gnu.org>2018-03-27 11:43:43 +0000
commit7198b3c4fb685c4eb4e90259e0d01b8a6f15b2d3 (patch)
treee38a99fd4347dd78355e9cc3619af398355114fe
parent0d4ed3ebee759c2df5c647985fd95ba363af2f08 (diff)
downloadgcc-7198b3c4fb685c4eb4e90259e0d01b8a6f15b2d3.zip
gcc-7198b3c4fb685c4eb4e90259e0d01b8a6f15b2d3.tar.gz
gcc-7198b3c4fb685c4eb4e90259e0d01b8a6f15b2d3.tar.bz2
umips-stroe16-2.c: Change "length = 2" to "l=2" in dg-final.
2018-03-27 Chenghua Xu <paul.hua.gm@gmail.com> * gcc.target/mips/umips-stroe16-2.c: Change "length = 2" to "l=2" in dg-final. From-SVN: r258876
-rw-r--r--gcc/testsuite/ChangeLog5
-rw-r--r--gcc/testsuite/gcc.target/mips/umips-store16-2.c6
2 files changed, 8 insertions, 3 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index b22d3bf..b6517f4 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,5 +1,10 @@
2018-03-27 Chenghua Xu <paul.hua.gm@gmail.com>
+ * gcc.target/mips/umips-stroe16-2.c: Change "length = 2"
+ to "l=2" in dg-final.
+
+2018-03-27 Chenghua Xu <paul.hua.gm@gmail.com>
+
* gcc.target/mips/fix-r4000-1.c: Delete "[^\n]+" in dg-final.
* gcc.target/mips/fix-r4000-2.c: Likewise.
* gcc.target/mips/fix-r4000-3.c: Likewise.
diff --git a/gcc/testsuite/gcc.target/mips/umips-store16-2.c b/gcc/testsuite/gcc.target/mips/umips-store16-2.c
index 0748edb..7fbd5e5 100644
--- a/gcc/testsuite/gcc.target/mips/umips-store16-2.c
+++ b/gcc/testsuite/gcc.target/mips/umips-store16-2.c
@@ -17,6 +17,6 @@ f3 (unsigned int *ptr)
{
*ptr = 0;
}
-/* { dg-final { scan-assembler "\tsb\t\\\$0,0\\(\\\$\[0-9\]+\\)\[^\n\]*length = 2" } } */
-/* { dg-final { scan-assembler "\tsh\t\\\$0,0\\(\\\$\[0-9\]+\\)\[^\n\]*length = 2" } } */
-/* { dg-final { scan-assembler "\tsw\t\\\$0,0\\(\\\$\[0-9\]+\\)\[^\n\]*length = 2" } } */
+/* { dg-final { scan-assembler "\tsb\t\\\$0,0\\(\\\$\[0-9\]+\\)\[^\n\]*l=2" } } */
+/* { dg-final { scan-assembler "\tsh\t\\\$0,0\\(\\\$\[0-9\]+\\)\[^\n\]*l=2" } } */
+/* { dg-final { scan-assembler "\tsw\t\\\$0,0\\(\\\$\[0-9\]+\\)\[^\n\]*l=2" } } */