aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSandra Loosemore <sandra@codesourcery.com>2007-04-28 13:47:28 -0400
committerSandra Loosemore <sandra@gcc.gnu.org>2007-04-28 13:47:28 -0400
commit64e7e238113b86518981df0c7f24c60616f59511 (patch)
treec5a6c6040aba44e18a2282a722d39d3fad98780a
parent27fabb5a627dda3538013b2737a131c6a91cf23c (diff)
downloadgcc-64e7e238113b86518981df0c7f24c60616f59511.zip
gcc-64e7e238113b86518981df0c7f24c60616f59511.tar.gz
gcc-64e7e238113b86518981df0c7f24c60616f59511.tar.bz2
mips.h (SLOW_BYTE_ACCESS): Turn off for MIPS16.
2007-04-28 Sandra Loosemore <sandra@codesourcery.com> Nigel Stephens <nigel@mips.com> gcc/ * config/mips/mips.h (SLOW_BYTE_ACCESS): Turn off for MIPS16. Co-Authored-By: Nigel Stephens <nigel@mips.com> From-SVN: r124261
-rw-r--r--gcc/ChangeLog5
-rw-r--r--gcc/config/mips/mips.h7
2 files changed, 10 insertions, 2 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 6821951..c6282e0 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,8 @@
+2007-04-28 Sandra Loosemore <sandra@codesourcery.com>
+ Nigel Stephens <nigel@mips.com>
+
+ * config/mips/mips.h (SLOW_BYTE_ACCESS): Turn off for MIPS16.
+
2007-04-28 Jan Hubicka <jh@suse.cz>
* config/alpha/alpha.c (alpha_output_mi_thunk_osf): Use
diff --git a/gcc/config/mips/mips.h b/gcc/config/mips/mips.h
index 7284543..e3c631e 100644
--- a/gcc/config/mips/mips.h
+++ b/gcc/config/mips/mips.h
@@ -2240,8 +2240,11 @@ typedef struct mips_args {
difference in cost between byte and (aligned) word loads.
On RISC machines, it tends to generate better code to define
- this as 1, since it avoids making a QI or HI mode register. */
-#define SLOW_BYTE_ACCESS 1
+ this as 1, since it avoids making a QI or HI mode register.
+
+ But, generating word accesses for -mips16 is generally bad as shifts
+ (often extended) would be needed for byte accesses. */
+#define SLOW_BYTE_ACCESS (!TARGET_MIPS16)
/* Define this to be nonzero if shift instructions ignore all but the low-order
few bits. */