aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAaron Sawdey <acsawdey@linux.ibm.com>2021-05-21 21:59:39 -0500
committerAaron Sawdey <acsawdey@linux.ibm.com>2021-05-21 21:59:39 -0500
commit5e28089157dc5b2631ddbf612b233b9ad6f9c4aa (patch)
tree6930e4b504cb74d7700d31ff408ddf1bd76e6cec
parent2832d51b383392e961373fb7067a73c6dfdc7cb1 (diff)
downloadgcc-5e28089157dc5b2631ddbf612b233b9ad6f9c4aa.zip
gcc-5e28089157dc5b2631ddbf612b233b9ad6f9c4aa.tar.gz
gcc-5e28089157dc5b2631ddbf612b233b9ad6f9c4aa.tar.bz2
Fix rs6000 p10 fusion patterns with old attr type names
Somehow I managed to check in a version of genfusion.pl this afternoon that was not updated to the new insn attr type names. Committing as obvious and to make the code match what was posted and reviewed. gcc/ * config/rs6000/genfusion.pl (gen_addadd): Fix incorrect attr types. * config/rs6000/fusion.md: Regenerate file.
-rw-r--r--gcc/config/rs6000/fusion.md4
-rwxr-xr-xgcc/config/rs6000/genfusion.pl4
2 files changed, 4 insertions, 4 deletions
diff --git a/gcc/config/rs6000/fusion.md b/gcc/config/rs6000/fusion.md
index 6dfe1fa..4d810e6 100644
--- a/gcc/config/rs6000/fusion.md
+++ b/gcc/config/rs6000/fusion.md
@@ -2673,7 +2673,7 @@
add %3,%1,%0\;add %3,%3,%2
add %3,%1,%0\;add %3,%3,%2
add %4,%1,%0\;add %3,%4,%2"
- [(set_attr "type" "fuse_arithlog")
+ [(set_attr "type" "fused_arith_logical")
(set_attr "cost" "6")
(set_attr "length" "8")])
@@ -2691,6 +2691,6 @@
vaddudm %3,%1,%0\;vaddudm %3,%3,%2
vaddudm %3,%1,%0\;vaddudm %3,%3,%2
vaddudm %4,%1,%0\;vaddudm %3,%4,%2"
- [(set_attr "type" "fuse_vec")
+ [(set_attr "type" "fused_vector")
(set_attr "cost" "6")
(set_attr "length" "8")])
diff --git a/gcc/config/rs6000/genfusion.pl b/gcc/config/rs6000/genfusion.pl
index f8ba978..1fd46cc 100755
--- a/gcc/config/rs6000/genfusion.pl
+++ b/gcc/config/rs6000/genfusion.pl
@@ -247,14 +247,14 @@ sub gen_addadd
if ( $kind eq 'vector' ) {
$vchr = "v";
$op = "vaddudm";
- $type = "fuse_vec";
+ $type = "fused_vector";
$mode = "V2DI";
$pred = "altivec_register_operand";
$constraint = "v";
} else {
$vchr = "";
$op = "add";
- $type = "fuse_arithlog";
+ $type = "fused_arith_logical";
$mode = "GPR";
$pred = "gpc_reg_operand";
$constraint = "r";