aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKyrylo Tkachov <kyrylo.tkachov@arm.com>2018-01-17 11:13:05 +0000
committerKyrylo Tkachov <ktkachov@gcc.gnu.org>2018-01-17 11:13:05 +0000
commit5a08c6f46427e71ecb72ba51c64fe380fce7054e (patch)
tree7224b526ad13b25e7583b1a9c168b2651629b3d9
parent1b45f2600e276565fc59a092f9d38493d605da54 (diff)
downloadgcc-5a08c6f46427e71ecb72ba51c64fe380fce7054e.zip
gcc-5a08c6f46427e71ecb72ba51c64fe380fce7054e.tar.gz
gcc-5a08c6f46427e71ecb72ba51c64fe380fce7054e.tar.bz2
[arm] Fix gcc.target/arm/xor-and.c
This test is naughty because it doesn't use the proper effective target checks and add-options mechanisms for setting a Thumb1 target, which leads to Thumb1 hard-float errors when testing a toolchain configured with --with-cpu=cortex-a15 --with-fpu=neon-vfpv4 --with-float=hard --with-mode=thumb. This patch fixes that in the obvious way. * gcc.target/arm/xor-and.c: Fix armv6 effective target checks and options. From-SVN: r256782
-rw-r--r--gcc/testsuite/ChangeLog5
-rw-r--r--gcc/testsuite/gcc.target/arm/xor-and.c5
2 files changed, 8 insertions, 2 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 9449d5e..2e5a53b 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,8 @@
+2018-01-17 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
+
+ * gcc.target/arm/xor-and.c: Fix armv6 effective target checks
+ and options.
+
2018-01-17 Jakub Jelinek <jakub@redhat.com>
PR rtl-optimization/83771
diff --git a/gcc/testsuite/gcc.target/arm/xor-and.c b/gcc/testsuite/gcc.target/arm/xor-and.c
index 3715530..9afa81d 100644
--- a/gcc/testsuite/gcc.target/arm/xor-and.c
+++ b/gcc/testsuite/gcc.target/arm/xor-and.c
@@ -1,6 +1,7 @@
/* { dg-do compile } */
-/* { dg-options "-O -march=armv6" } */
-/* { dg-prune-output "switch .* conflicts with" } */
+/* { dg-require-effective-target arm_arch_v6_ok } */
+/* { dg-add-options arm_arch_v6 } */
+/* { dg-options "-O" } */
unsigned short foo (unsigned short x)
{