diff options
| author | Juzhe-Zhong <juzhe.zhong@rivai.ai> | 2023-05-31 18:35:10 +0800 |
|---|---|---|
| committer | Pan Li <pan2.li@intel.com> | 2023-05-31 21:54:17 +0800 |
| commit | 57920ae9653e8ef2b3f5f68c22894f5e65a3673d (patch) | |
| tree | 8c8ebe1d082c80e0973981c344241f35327e1402 | |
| parent | b65458005dfb38f2efdca52e42f3dbf4760f91bd (diff) | |
| download | gcc-57920ae9653e8ef2b3f5f68c22894f5e65a3673d.zip gcc-57920ae9653e8ef2b3f5f68c22894f5e65a3673d.tar.gz gcc-57920ae9653e8ef2b3f5f68c22894f5e65a3673d.tar.bz2 | |
RISC-V: Remove FRM for vfwcvt (RVV float to float widening conversion)
Base on the discussion here:
https://github.com/riscv/riscv-v-spec/issues/884
vfwcvt doesn't depend on FRM. So remove FRM preparing for mode switching support.
gcc/ChangeLog:
* config/riscv/vector.md: Remove FRM.
Signed-off-by: Pan Li <pan2.li@intel.com>
| -rw-r--r-- | gcc/config/riscv/vector.md | 4 |
1 files changed, 1 insertions, 3 deletions
diff --git a/gcc/config/riscv/vector.md b/gcc/config/riscv/vector.md index cb4e77e..cd41ebb 100644 --- a/gcc/config/riscv/vector.md +++ b/gcc/config/riscv/vector.md @@ -7178,10 +7178,8 @@ (match_operand 5 "const_int_operand" " i, i") (match_operand 6 "const_int_operand" " i, i") (match_operand 7 "const_int_operand" " i, i") - (match_operand 8 "const_int_operand" " i, i") (reg:SI VL_REGNUM) - (reg:SI VTYPE_REGNUM) - (reg:SI FRM_REGNUM)] UNSPEC_VPREDICATE) + (reg:SI VTYPE_REGNUM)] UNSPEC_VPREDICATE) (float_extend:VWEXTF (match_operand:<V_DOUBLE_TRUNC> 3 "register_operand" " vr, vr")) (match_operand:VWEXTF 2 "vector_merge_operand" " vu, 0")))] |