aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJoel Hutton <joel.hutton@arm.com>2021-03-10 13:28:46 +0000
committerJoel Hutton <joel.hutton@arm.com>2021-03-10 13:28:46 +0000
commit3fbac260fc7860a97fd00a54ca955266d737925f (patch)
tree893a856ea7a1dbb32617d2a05325852c8e8f2b7f
parent99d5299376d203fe5172574c2d6b0b088e532383 (diff)
downloadgcc-3fbac260fc7860a97fd00a54ca955266d737925f.zip
gcc-3fbac260fc7860a97fd00a54ca955266d737925f.tar.gz
gcc-3fbac260fc7860a97fd00a54ca955266d737925f.tar.bz2
[testsuite] Fix target selector for pr99102.c
The target selector should explicitly choose 256 bit hardware as explicit 256 bit compiler options are used to trigger the bug. gcc/testsuite/ChangeLog: * gcc.dg/vect/pr99102.c: Fix target selector.
-rw-r--r--gcc/testsuite/gcc.dg/vect/pr99102.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/testsuite/gcc.dg/vect/pr99102.c b/gcc/testsuite/gcc.dg/vect/pr99102.c
index 9d321b9..62d4d33 100644
--- a/gcc/testsuite/gcc.dg/vect/pr99102.c
+++ b/gcc/testsuite/gcc.dg/vect/pr99102.c
@@ -1,5 +1,5 @@
/* { dg-options "-O2 -ftree-vectorize" } */
-/* { dg-additional-options "-msve-vector-bits=256" { target aarch64_sve } } */
+/* { dg-additional-options "-msve-vector-bits=256" { target aarch64_sve256_hw } } */
long a[44];
short d, e = -7;
__attribute__((noipa)) void b(char f, short j, short k, unsigned l) {
@@ -17,4 +17,4 @@ int main() {
if (!a[0])
__builtin_abort();
}
-/* { dg-final { scan-tree-dump "MASK_SCATTER_STORE" "vect" { target aarch64_sve } } } */
+/* { dg-final { scan-tree-dump "MASK_SCATTER_STORE" "vect" { target aarch64_sve256_hw } } } */