diff options
author | Andrew Pinski <apinski@marvell.com> | 2022-08-15 22:58:09 +0000 |
---|---|---|
committer | Andrew Pinski <apinski@marvell.com> | 2022-08-24 12:15:33 -0700 |
commit | df5204ddd4b8e3a2d02bb3ad5bcdb9d636b02537 (patch) | |
tree | 0ee61038582ad9f95ca46373bee7889fcba96bf5 | |
parent | 2a5549f1cc8a6ac58a7b19613e788ec5c41ac89c (diff) | |
download | gcc-df5204ddd4b8e3a2d02bb3ad5bcdb9d636b02537.zip gcc-df5204ddd4b8e3a2d02bb3ad5bcdb9d636b02537.tar.gz gcc-df5204ddd4b8e3a2d02bb3ad5bcdb9d636b02537.tar.bz2 |
[RISCV] Fix PR 106632 and PR 106588 a few constraints in bitmanip.md
The constraints should be n instead of i. Also there
needs to a check for out of bounds zero_extract for
*bexti.
gcc/ChangeLog:
PR target/106632
PR target/106588
* config/riscv/bitmanip.md (*shNadduw): Use n constraint
instead of i.
(*slliuw): Likewise.
(*bexti): Likewise. Also add a check for operands[2] to be less
than the mode bitsize.
-rw-r--r-- | gcc/config/riscv/bitmanip.md | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/gcc/config/riscv/bitmanip.md b/gcc/config/riscv/bitmanip.md index 2c0c8bb..b44fb95 100644 --- a/gcc/config/riscv/bitmanip.md +++ b/gcc/config/riscv/bitmanip.md @@ -44,7 +44,7 @@ (plus:DI (and:DI (ashift:DI (match_operand:DI 1 "register_operand" "r") (match_operand:QI 2 "imm123_operand" "Ds3")) - (match_operand 3 "immediate_operand" "")) + (match_operand 3 "immediate_operand" "n")) (match_operand:DI 4 "register_operand" "r")))] "TARGET_64BIT && TARGET_ZBA && (INTVAL (operands[3]) >> INTVAL (operands[2])) == 0xffffffff" @@ -110,7 +110,7 @@ [(set (match_operand:DI 0 "register_operand" "=r") (and:DI (ashift:DI (match_operand:DI 1 "register_operand" "r") (match_operand:QI 2 "immediate_operand" "I")) - (match_operand 3 "immediate_operand" "")))] + (match_operand 3 "immediate_operand" "n")))] "TARGET_64BIT && TARGET_ZBA && (INTVAL (operands[3]) >> INTVAL (operands[2])) == 0xffffffff" "slli.uw\t%0,%1,%2" @@ -377,7 +377,7 @@ [(set (match_operand:X 0 "register_operand" "=r") (zero_extract:X (match_operand:X 1 "register_operand" "r") (const_int 1) - (match_operand 2 "immediate_operand" "i")))] - "TARGET_ZBS" + (match_operand 2 "immediate_operand" "n")))] + "TARGET_ZBS && UINTVAL (operands[2]) < GET_MODE_BITSIZE (<MODE>mode)" "bexti\t%0,%1,%2" [(set_attr "type" "bitmanip")]) |