diff options
author | Juzhe-Zhong <juzhe.zhong@rivai.ai> | 2023-06-20 07:04:06 +0800 |
---|---|---|
committer | Pan Li <pan2.li@intel.com> | 2023-06-20 09:17:03 +0800 |
commit | 62514099cb56574d96e29e2688aca23eeba5268f (patch) | |
tree | f8d41721ba916a80580bfea05dc54fec9e5beb6e | |
parent | 1d2308d68571ad7f84b2319574f381c486a58a3a (diff) | |
download | gcc-62514099cb56574d96e29e2688aca23eeba5268f.zip gcc-62514099cb56574d96e29e2688aca23eeba5268f.tar.gz gcc-62514099cb56574d96e29e2688aca23eeba5268f.tar.bz2 |
RISC-V: Fix fails of testcases
FAIL: gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-run.c -std=c99 -O3 -ftree-vectorize --param riscv-autovec-preference=fixed-vlmax (test for excess errors)
Excess errors:
xgcc: fatal error: Cannot find suitable multilib set for '-march=rv64imafdcv_zicsr_zifencei_zve32f_zve32x_zve64d_zve64f_zve64x_zvl128b_zvl32b_zvl64b'/'-mabi=lp64d'
compilation terminated.
gcc/testsuite/ChangeLog:
* gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-run.c: Fix fail.
* gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-zvfh-run.c: Ditto.
* gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-run.c: Ditto.
* gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-zvfh-run.c: Ditto.
4 files changed, 4 insertions, 4 deletions
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-run.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-run.c index 82bf6d6..dd22dae5 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-run.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-run.c @@ -1,5 +1,5 @@ /* { dg-do run { target { riscv_vector } } } */ -/* { dg-additional-options "-std=c99 -march=rv64gcv -Wno-pedantic" } */ +/* { dg-additional-options "-std=c99 -Wno-pedantic" } */ #include <assert.h> diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-zvfh-run.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-zvfh-run.c index a0b2cf9..db54acc 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-zvfh-run.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_extract-zvfh-run.c @@ -1,5 +1,5 @@ /* { dg-do run {target { riscv_zvfh_hw } } } */ -/* { dg-additional-options "-march=rv64gcv_zvfh -Wno-pedantic" } */ +/* { dg-additional-options "-Wno-pedantic" } */ #include <assert.h> diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-run.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-run.c index 7e5e0e6..bf04a3d 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-run.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-run.c @@ -1,5 +1,5 @@ /* { dg-do run { target { riscv_vector } } } */ -/* { dg-additional-options "-std=c99 -march=rv64gcv -Wno-pedantic" } */ +/* { dg-additional-options "-std=c99 -Wno-pedantic" } */ #include <assert.h> diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-zvfh-run.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-zvfh-run.c index bf514f9..df8363e 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-zvfh-run.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls-vlmax/vec_set-zvfh-run.c @@ -1,5 +1,5 @@ /* { dg-do run { target { riscv_zvfh_hw } } } */ -/* { dg-additional-options "-march=rv64gcv_zvfh -Wno-pedantic" } */ +/* { dg-additional-options "-Wno-pedantic" } */ #include <assert.h> |