diff options
| author | Evgeny Stupachenko <evstupac@gmail.com> | 2014-10-13 17:22:32 +0000 |
|---|---|---|
| committer | Kirill Yukhin <kyukhin@gcc.gnu.org> | 2014-10-13 17:22:32 +0000 |
| commit | 8d99ad36b391d760f08f9f3bba6a99649e0cce35 (patch) | |
| tree | da8787bcd2e8085006d91c114a79e29d9003683b | |
| parent | e28c760633d6e20885ed0b3a6dcefa78a74519ff (diff) | |
| download | gcc-8d99ad36b391d760f08f9f3bba6a99649e0cce35.zip gcc-8d99ad36b391d760f08f9f3bba6a99649e0cce35.tar.gz gcc-8d99ad36b391d760f08f9f3bba6a99649e0cce35.tar.bz2 | |
x86-tune.def (X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY): Remove m_SILVERMONT and m_INTEL from the tune.
gcc/
* config/i386/x86-tune.def (X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY):
Remove m_SILVERMONT and m_INTEL from the tune.
From-SVN: r216153
| -rw-r--r-- | gcc/ChangeLog | 5 | ||||
| -rw-r--r-- | gcc/config/i386/x86-tune.def | 4 |
2 files changed, 7 insertions, 2 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 6a57df0..2ab2046 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +2014-10-13 Evgeny Stupachenko <evstupac@gmail.com> + + * config/i386/x86-tune.def (X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY): + Remove m_SILVERMONT and m_INTEL from the tune. + 2014-10-13 John David Anglin <dave.anglin@nrc-cnrc.gc.ca> PR libfortran/63471 diff --git a/gcc/config/i386/x86-tune.def b/gcc/config/i386/x86-tune.def index 215c63c..735e6e5 100644 --- a/gcc/config/i386/x86-tune.def +++ b/gcc/config/i386/x86-tune.def @@ -58,8 +58,8 @@ DEF_TUNE (X86_TUNE_PARTIAL_REG_DEPENDENCY, "partial_reg_dependency", SPECfp regression, while enabling it on K8 brings roughly 2.4% regression that can be partly masked by careful scheduling of moves. */ DEF_TUNE (X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY, "sse_partial_reg_dependency", - m_PPRO | m_P4_NOCONA | m_CORE_ALL | m_BONNELL | m_SILVERMONT - | m_INTEL | m_AMDFAM10 | m_BDVER | m_GENERIC) + m_PPRO | m_P4_NOCONA | m_CORE_ALL | m_BONNELL | m_AMDFAM10 + | m_BDVER | m_GENERIC) /* X86_TUNE_SSE_SPLIT_REGS: Set for machines where the type and dependencies are resolved on SSE register parts instead of whole registers, so we may |