diff options
author | Vladimir N. Makarov <vmakarov@redhat.com> | 2024-01-25 14:41:17 -0500 |
---|---|---|
committer | Vladimir N. Makarov <vmakarov@redhat.com> | 2024-01-25 14:46:39 -0500 |
commit | 476226290dba8cd7f3e9f4e3f0185b58903db8cd (patch) | |
tree | ee2b9a58bc0c14de8ffe202e94cd239930cbb532 | |
parent | ffeab69e1ffc0405da3a9222c7b9f7a000252702 (diff) | |
download | gcc-476226290dba8cd7f3e9f4e3f0185b58903db8cd.zip gcc-476226290dba8cd7f3e9f4e3f0185b58903db8cd.tar.gz gcc-476226290dba8cd7f3e9f4e3f0185b58903db8cd.tar.bz2 |
[PR113526][LRA]: Fixing asm-flag-1.c failure on ARM
My recent patch for PR113356 results in failure asm-flag-1.c test on arm.
After the patch LRA treats asm operand pseudos as general regs. There
are too many such operands and LRA can not assign hard regs to all
operand pseudos. Actually we should not assign hard regs to the
operand pseudo at all. The following patch fixes this.
gcc/ChangeLog:
PR target/113526
* lra-constraints.cc (curr_insn_transform): Change class even for
spilled pseudo successfully matched with with NO_REGS.
-rw-r--r-- | gcc/lra-constraints.cc | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/lra-constraints.cc b/gcc/lra-constraints.cc index 3379b88..0ae81c1 100644 --- a/gcc/lra-constraints.cc +++ b/gcc/lra-constraints.cc @@ -4498,10 +4498,10 @@ curr_insn_transform (bool check_only_p) registers for other pseudos referenced in the insn. The most common case of this is a scratch register which will be transformed to scratch back at the end of LRA. */ - && lra_get_regno_hard_regno (regno) >= 0 && bitmap_single_bit_set_p (&lra_reg_info[regno].insn_bitmap)) { - lra_change_class (regno, NO_REGS, " Change to", true); + if (lra_get_allocno_class (regno) != NO_REGS) + lra_change_class (regno, NO_REGS, " Change to", true); reg_renumber[regno] = -1; } /* We can do an optional reload. If the pseudo got a hard |