diff options
| author | Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE> | 2011-11-21 15:08:03 +0000 |
|---|---|---|
| committer | Rainer Orth <ro@gcc.gnu.org> | 2011-11-21 15:08:03 +0000 |
| commit | 379fba828f7e8ce4025081aa94cc18b1c7db66a2 (patch) | |
| tree | 7a605776eaf5085da826aa80d70ae95bc4701ed2 | |
| parent | 5328a91df38d338975987628a2cb88ce9e30f669 (diff) | |
| download | gcc-379fba828f7e8ce4025081aa94cc18b1c7db66a2.zip gcc-379fba828f7e8ce4025081aa94cc18b1c7db66a2.tar.gz gcc-379fba828f7e8ce4025081aa94cc18b1c7db66a2.tar.bz2 | |
Fix ultrasparc_vis[23]_hw tests
* lib/target-supports.exp
(check_effective_target_ultrasparc_vis2_hw): Call check_runtime
with ultrasparc_vis2_hw.
(check_effective_target_ultrasparc_vis3_hw): Call check_runtime
with ultrasparc_vis3_hw.
From-SVN: r181582
| -rw-r--r-- | gcc/testsuite/ChangeLog | 8 | ||||
| -rw-r--r-- | gcc/testsuite/lib/target-supports.exp | 4 |
2 files changed, 10 insertions, 2 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index 3785361..6d8010d 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,5 +1,13 @@ 2011-11-21 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE> + * lib/target-supports.exp + (check_effective_target_ultrasparc_vis2_hw): Call check_runtime + with ultrasparc_vis2_hw. + (check_effective_target_ultrasparc_vis3_hw): Call check_runtime + with ultrasparc_vis3_hw. + +2011-11-21 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE> + * c-c++-common/tm/malloc.c: Scan tree dumps for std::malloc if *-*-solaris2* && c++. diff --git a/gcc/testsuite/lib/target-supports.exp b/gcc/testsuite/lib/target-supports.exp index 9430910..cd01333 100644 --- a/gcc/testsuite/lib/target-supports.exp +++ b/gcc/testsuite/lib/target-supports.exp @@ -2476,7 +2476,7 @@ proc check_effective_target_ultrasparc_hw { } { # instructions. We check this by attempting: "bmask %g0, %g0, %g0" proc check_effective_target_ultrasparc_vis2_hw { } { - return [check_runtime ultrasparc_hw { + return [check_runtime ultrasparc_vis2_hw { int main() { __asm__(".word 0x81b00320"); return 0; } } "-mcpu=ultrasparc3"] } @@ -2485,7 +2485,7 @@ proc check_effective_target_ultrasparc_vis2_hw { } { # instructions. We check this by attempting: "addxc %g0, %g0, %g0" proc check_effective_target_ultrasparc_vis3_hw { } { - return [check_runtime ultrasparc_hw { + return [check_runtime ultrasparc_vis3_hw { int main() { __asm__(".word 0x81b00220"); return 0; } } "-mcpu=niagara3"] } |