aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDwarakanath Rajagopal <dwarak@gcc.gnu.org>2007-05-01 19:34:19 +0000
committerDwarakanath Rajagopal <dwarak@gcc.gnu.org>2007-05-01 19:34:19 +0000
commited99bffc4e1f0f8208b95cffc17486d72dab90e6 (patch)
tree0704c41a7a2d1d3020f325332c94233cbd1f2dac
parentf81af7bdeab1f27757f2daabf01512daf0995b68 (diff)
downloadgcc-ed99bffc4e1f0f8208b95cffc17486d72dab90e6.zip
gcc-ed99bffc4e1f0f8208b95cffc17486d72dab90e6.tar.gz
gcc-ed99bffc4e1f0f8208b95cffc17486d72dab90e6.tar.bz2
i386.c (override_options): Accept k8-sse3...
2007-05-01 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> * config/i386/i386.c (override_options): Accept k8-sse3, opteron-sse3 and athlon64-sse3 as improved versions of k8, opteron and athlon64 with SSE3 instruction set support. * doc/invoke.texi: Likewise. From-SVN: r124339
-rw-r--r--gcc/config/i386/i386.c9
-rw-r--r--gcc/doc/invoke.texi2
2 files changed, 11 insertions, 0 deletions
diff --git a/gcc/config/i386/i386.c b/gcc/config/i386/i386.c
index 70a41dd..6bd0c2d 100644
--- a/gcc/config/i386/i386.c
+++ b/gcc/config/i386/i386.c
@@ -1726,12 +1726,21 @@ override_options (void)
{"k8", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT
| PTA_3DNOW_A | PTA_SSE | PTA_SSE2
| PTA_NO_SAHF},
+ {"k8-sse3", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT
+ | PTA_3DNOW_A | PTA_SSE | PTA_SSE2
+ | PTA_SSE3 | PTA_NO_SAHF},
{"opteron", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW
| PTA_64BIT | PTA_3DNOW_A | PTA_SSE
| PTA_SSE2 | PTA_NO_SAHF},
+ {"opteron-sse3", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW
+ | PTA_64BIT | PTA_3DNOW_A | PTA_SSE
+ | PTA_SSE2 | PTA_SSE3 | PTA_NO_SAHF},
{"athlon64", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW
| PTA_64BIT | PTA_3DNOW_A | PTA_SSE
| PTA_SSE2 | PTA_NO_SAHF},
+ {"athlon64-sse3", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW
+ | PTA_64BIT | PTA_3DNOW_A | PTA_SSE
+ | PTA_SSE2 | PTA_SSE3 | PTA_NO_SAHF},
{"athlon-fx", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW
| PTA_64BIT | PTA_3DNOW_A | PTA_SSE
| PTA_SSE2 | PTA_NO_SAHF},
diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi
index cc5feb9..9252a46 100644
--- a/gcc/doc/invoke.texi
+++ b/gcc/doc/invoke.texi
@@ -9891,6 +9891,8 @@ instruction set support.
@item k8, opteron, athlon64, athlon-fx
AMD K8 core based CPUs with x86-64 instruction set support. (This supersets
MMX, SSE, SSE2, 3dNOW!, enhanced 3dNOW! and 64-bit instruction set extensions.)
+@item k8-sse3, opteron-sse3, athlon64-sse3
+Improved versions of k8, opteron and athlon64 with SSE3 instruction set support.
@item amdfam10, barcelona
AMD Family 10 core based CPUs with x86-64 instruction set support. (This
supersets MMX, SSE, SSE2, SSE3, SSE4A, 3dNOW!, enhanced 3dNOW!, ABM and 64-bit